48 lines
1.1 KiB
YAML
48 lines
1.1 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||
|
%YAML 1.2
|
||
|
---
|
||
|
$id: http://devicetree.org/schemas/misc/xlnx,tmr-manager.yaml#
|
||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
||
|
title: Xilinx Triple Modular Redundancy(TMR) Manager IP
|
||
|
|
||
|
maintainers:
|
||
|
- Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
|
||
|
|
||
|
description: |
|
||
|
The Triple Modular Redundancy(TMR) Manager is responsible for handling the
|
||
|
TMR subsystem state, including fault detection and error recovery. The core
|
||
|
is triplicated in each of the sub-blocks in the TMR subsystem, and provides
|
||
|
majority voting of its internal state.
|
||
|
|
||
|
properties:
|
||
|
compatible:
|
||
|
enum:
|
||
|
- xlnx,tmr-manager-1.0
|
||
|
|
||
|
reg:
|
||
|
maxItems: 1
|
||
|
|
||
|
xlnx,magic1:
|
||
|
minimum: 0
|
||
|
maximum: 255
|
||
|
description:
|
||
|
Magic byte 1, When configured it allows the controller to perform
|
||
|
recovery.
|
||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
||
|
required:
|
||
|
- compatible
|
||
|
- reg
|
||
|
- xlnx,magic1
|
||
|
|
||
|
additionalProperties: false
|
||
|
|
||
|
examples:
|
||
|
- |
|
||
|
tmr-manager@44a10000 {
|
||
|
compatible = "xlnx,tmr-manager-1.0";
|
||
|
reg = <0x44a10000 0x10000>;
|
||
|
xlnx,magic1 = <0x46>;
|
||
|
};
|