2023-08-30 17:31:07 +02:00
|
|
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
|
|
|
%YAML 1.2
|
|
|
|
|
---
|
2023-10-24 12:59:35 +02:00
|
|
|
$id: http://devicetree.org/schemas/pci/cdns-pcie-host.yaml#
|
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
title: Cadence PCIe Host
|
|
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
|
- Tom Joseph <tjoseph@cadence.com>
|
|
|
|
|
|
|
|
|
|
allOf:
|
2023-10-24 12:59:35 +02:00
|
|
|
- $ref: /schemas/pci/pci-bus.yaml#
|
|
|
|
|
- $ref: cdns-pcie.yaml#
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
properties:
|
|
|
|
|
cdns,max-outbound-regions:
|
|
|
|
|
description: maximum number of outbound regions
|
|
|
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
|
minimum: 1
|
|
|
|
|
maximum: 32
|
|
|
|
|
default: 32
|
|
|
|
|
deprecated: true
|
|
|
|
|
|
|
|
|
|
cdns,no-bar-match-nbits:
|
|
|
|
|
description:
|
|
|
|
|
Set into the no BAR match register to configure the number of least
|
|
|
|
|
significant bits kept during inbound (PCIe -> AXI) address translations
|
|
|
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
|
minimum: 0
|
|
|
|
|
maximum: 64
|
|
|
|
|
default: 32
|
|
|
|
|
deprecated: true
|
|
|
|
|
|
|
|
|
|
msi-parent: true
|
|
|
|
|
|
|
|
|
|
additionalProperties: true
|
