238 lines
6.5 KiB
Plaintext
238 lines
6.5 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* ARM Ltd.
|
||
|
|
*
|
||
|
|
* ARMv8 Foundation model DTS
|
||
|
|
*/
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
|
||
|
|
/memreserve/ 0x80000000 0x00010000;
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "Foundation-v8A";
|
||
|
|
compatible = "arm,foundation-aarch64", "arm,vexpress";
|
||
|
|
interrupt-parent = <&gic>;
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
|
||
|
|
chosen { };
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
serial0 = &v2m_serial0;
|
||
|
|
serial1 = &v2m_serial1;
|
||
|
|
serial2 = &v2m_serial2;
|
||
|
|
serial3 = &v2m_serial3;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu0: cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,armv8";
|
||
|
|
reg = <0x0 0x0>;
|
||
|
|
next-level-cache = <&L2_0>;
|
||
|
|
};
|
||
|
|
cpu1: cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,armv8";
|
||
|
|
reg = <0x0 0x1>;
|
||
|
|
next-level-cache = <&L2_0>;
|
||
|
|
};
|
||
|
|
cpu2: cpu@2 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,armv8";
|
||
|
|
reg = <0x0 0x2>;
|
||
|
|
next-level-cache = <&L2_0>;
|
||
|
|
};
|
||
|
|
cpu3: cpu@3 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,armv8";
|
||
|
|
reg = <0x0 0x3>;
|
||
|
|
next-level-cache = <&L2_0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
L2_0: l2-cache0 {
|
||
|
|
compatible = "cache";
|
||
|
|
cache-level = <2>;
|
||
|
|
cache-unified;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
memory@80000000 {
|
||
|
|
device_type = "memory";
|
||
|
|
reg = <0x00000000 0x80000000 0 0x80000000>,
|
||
|
|
<0x00000008 0x80000000 0 0x80000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv8-timer";
|
||
|
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
||
|
|
clock-frequency = <100000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pmu {
|
||
|
|
compatible = "arm,armv8-pmuv3";
|
||
|
|
interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
};
|
||
|
|
|
||
|
|
spe-pmu {
|
||
|
|
compatible = "arm,statistical-profiling-extension-v1";
|
||
|
|
interrupts = <GIC_PPI 5 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
};
|
||
|
|
|
||
|
|
watchdog@2a440000 {
|
||
|
|
compatible = "arm,sbsa-gwdt";
|
||
|
|
reg = <0x0 0x2a440000 0 0x1000>,
|
||
|
|
<0x0 0x2a450000 0 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
timeout-sec = <30>;
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_clk24mhz: clk24mhz {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
clock-output-names = "v2m:clk24mhz";
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_refclk1mhz: refclk1mhz {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <1000000>;
|
||
|
|
clock-output-names = "v2m:refclk1mhz";
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_refclk32khz: refclk32khz {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <32768>;
|
||
|
|
clock-output-names = "v2m:refclk32khz";
|
||
|
|
};
|
||
|
|
|
||
|
|
bus@8000000 {
|
||
|
|
compatible = "arm,vexpress,v2m-p1", "simple-bus";
|
||
|
|
#address-cells = <2>; /* SMB chipselect number and offset */
|
||
|
|
#size-cells = <1>;
|
||
|
|
|
||
|
|
ranges = <0 0 0 0x08000000 0x04000000>,
|
||
|
|
<1 0 0 0x14000000 0x04000000>,
|
||
|
|
<2 0 0 0x18000000 0x04000000>,
|
||
|
|
<3 0 0 0x1c000000 0x04000000>,
|
||
|
|
<4 0 0 0x0c000000 0x04000000>,
|
||
|
|
<5 0 0 0x10000000 0x04000000>;
|
||
|
|
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 63>;
|
||
|
|
interrupt-map = <0 0 0 &gic 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 1 &gic 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 2 &gic 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 3 &gic 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 4 &gic 0 GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 5 &gic 0 GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 6 &gic 0 GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 7 &gic 0 GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 8 &gic 0 GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 9 &gic 0 GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 10 &gic 0 GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 11 &gic 0 GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 12 &gic 0 GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 13 &gic 0 GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 14 &gic 0 GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 15 &gic 0 GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 16 &gic 0 GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 17 &gic 0 GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 18 &gic 0 GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 19 &gic 0 GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 20 &gic 0 GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 21 &gic 0 GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 22 &gic 0 GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 23 &gic 0 GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 24 &gic 0 GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 25 &gic 0 GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 26 &gic 0 GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 27 &gic 0 GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 28 &gic 0 GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 29 &gic 0 GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 30 &gic 0 GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 31 &gic 0 GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 32 &gic 0 GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 33 &gic 0 GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 34 &gic 0 GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 35 &gic 0 GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 36 &gic 0 GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 37 &gic 0 GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 38 &gic 0 GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 39 &gic 0 GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 40 &gic 0 GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 41 &gic 0 GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 42 &gic 0 GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
|
||
|
|
ethernet@202000000 {
|
||
|
|
compatible = "smsc,lan91c111";
|
||
|
|
reg = <2 0x02000000 0x10000>;
|
||
|
|
interrupts = <15>;
|
||
|
|
};
|
||
|
|
|
||
|
|
iofpga-bus@300000000 {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 3 0 0x200000>;
|
||
|
|
|
||
|
|
v2m_sysreg: sysreg@10000 {
|
||
|
|
compatible = "arm,vexpress-sysreg";
|
||
|
|
reg = <0x010000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_serial0: serial@90000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x090000 0x1000>;
|
||
|
|
interrupts = <5>;
|
||
|
|
clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_serial1: serial@a0000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x0a0000 0x1000>;
|
||
|
|
interrupts = <6>;
|
||
|
|
clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_serial2: serial@b0000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x0b0000 0x1000>;
|
||
|
|
interrupts = <7>;
|
||
|
|
clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
v2m_serial3: serial@c0000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x0c0000 0x1000>;
|
||
|
|
interrupts = <8>;
|
||
|
|
clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
virtio@130000 {
|
||
|
|
compatible = "virtio,mmio";
|
||
|
|
reg = <0x130000 0x200>;
|
||
|
|
interrupts = <42>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|