83 lines
2.6 KiB
C
83 lines
2.6 KiB
C
|
/*
|
||
|
|
* Copyright 2014 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __MXGPU_NV_H__
|
||
|
|
#define __MXGPU_NV_H__
|
||
|
|
|
||
|
|
#define NV_MAILBOX_POLL_ACK_TIMEDOUT 500
|
||
|
|
#define NV_MAILBOX_POLL_MSG_TIMEDOUT 6000
|
||
|
|
#define NV_MAILBOX_POLL_FLR_TIMEDOUT 5000
|
||
|
|
#define NV_MAILBOX_POLL_MSG_REP_MAX 11
|
||
|
|
|
||
|
|
enum idh_request {
|
||
|
|
IDH_REQ_GPU_INIT_ACCESS = 1,
|
||
|
|
IDH_REL_GPU_INIT_ACCESS,
|
||
|
|
IDH_REQ_GPU_FINI_ACCESS,
|
||
|
|
IDH_REL_GPU_FINI_ACCESS,
|
||
|
|
IDH_REQ_GPU_RESET_ACCESS,
|
||
|
|
IDH_REQ_GPU_INIT_DATA,
|
||
|
|
|
||
|
|
IDH_LOG_VF_ERROR = 200,
|
||
|
|
IDH_READY_TO_RESET = 201,
|
||
|
|
IDH_RAS_POISON = 202,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum idh_event {
|
||
|
|
IDH_CLR_MSG_BUF = 0,
|
||
|
|
IDH_READY_TO_ACCESS_GPU,
|
||
|
|
IDH_FLR_NOTIFICATION,
|
||
|
|
IDH_FLR_NOTIFICATION_CMPL,
|
||
|
|
IDH_SUCCESS,
|
||
|
|
IDH_FAIL,
|
||
|
|
IDH_QUERY_ALIVE,
|
||
|
|
IDH_REQ_GPU_INIT_DATA_READY,
|
||
|
|
|
||
|
|
IDH_TEXT_MESSAGE = 255,
|
||
|
|
};
|
||
|
|
|
||
|
|
extern const struct amdgpu_virt_ops xgpu_nv_virt_ops;
|
||
|
|
|
||
|
|
void xgpu_nv_mailbox_set_irq_funcs(struct amdgpu_device *adev);
|
||
|
|
int xgpu_nv_mailbox_add_irq_id(struct amdgpu_device *adev);
|
||
|
|
int xgpu_nv_mailbox_get_irq(struct amdgpu_device *adev);
|
||
|
|
void xgpu_nv_mailbox_put_irq(struct amdgpu_device *adev);
|
||
|
|
|
||
|
|
#define mmMAILBOX_CONTROL 0xE5E
|
||
|
|
|
||
|
|
#define NV_MAIBOX_CONTROL_TRN_OFFSET_BYTE (mmMAILBOX_CONTROL * 4)
|
||
|
|
#define NV_MAIBOX_CONTROL_RCV_OFFSET_BYTE (NV_MAIBOX_CONTROL_TRN_OFFSET_BYTE + 1)
|
||
|
|
|
||
|
|
#define mmMAILBOX_MSGBUF_TRN_DW0 0xE56
|
||
|
|
#define mmMAILBOX_MSGBUF_TRN_DW1 0xE57
|
||
|
|
#define mmMAILBOX_MSGBUF_TRN_DW2 0xE58
|
||
|
|
#define mmMAILBOX_MSGBUF_TRN_DW3 0xE59
|
||
|
|
|
||
|
|
#define mmMAILBOX_MSGBUF_RCV_DW0 0xE5A
|
||
|
|
#define mmMAILBOX_MSGBUF_RCV_DW1 0xE5B
|
||
|
|
#define mmMAILBOX_MSGBUF_RCV_DW2 0xE5C
|
||
|
|
#define mmMAILBOX_MSGBUF_RCV_DW3 0xE5D
|
||
|
|
|
||
|
|
#define mmMAILBOX_INT_CNTL 0xE5F
|
||
|
|
|
||
|
|
#endif
|