285 lines
10 KiB
C
285 lines
10 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* Rockchip RK3288 VPU codec driver
|
||
|
|
*
|
||
|
|
* Copyright (c) 2014 Rockchip Electronics Co., Ltd.
|
||
|
|
* Hertz Wong <hertz.wong@rock-chips.com>
|
||
|
|
* Herman Chen <herman.chen@rock-chips.com>
|
||
|
|
*
|
||
|
|
* Copyright (C) 2014 Google, Inc.
|
||
|
|
* Tomasz Figa <tfiga@chromium.org>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/types.h>
|
||
|
|
#include <linux/sort.h>
|
||
|
|
|
||
|
|
#include <media/v4l2-mem2mem.h>
|
||
|
|
|
||
|
|
#include "hantro_g1_regs.h"
|
||
|
|
#include "hantro_hw.h"
|
||
|
|
#include "hantro_v4l2.h"
|
||
|
|
|
||
|
|
static void set_params(struct hantro_ctx *ctx, struct vb2_v4l2_buffer *src_buf)
|
||
|
|
{
|
||
|
|
const struct hantro_h264_dec_ctrls *ctrls = &ctx->h264_dec.ctrls;
|
||
|
|
const struct v4l2_ctrl_h264_decode_params *dec_param = ctrls->decode;
|
||
|
|
const struct v4l2_ctrl_h264_sps *sps = ctrls->sps;
|
||
|
|
const struct v4l2_ctrl_h264_pps *pps = ctrls->pps;
|
||
|
|
struct hantro_dev *vpu = ctx->dev;
|
||
|
|
u32 reg;
|
||
|
|
|
||
|
|
/* Decoder control register 0. */
|
||
|
|
reg = G1_REG_DEC_CTRL0_DEC_AXI_AUTO;
|
||
|
|
if (sps->flags & V4L2_H264_SPS_FLAG_MB_ADAPTIVE_FRAME_FIELD)
|
||
|
|
reg |= G1_REG_DEC_CTRL0_SEQ_MBAFF_E;
|
||
|
|
if (sps->profile_idc > 66) {
|
||
|
|
reg |= G1_REG_DEC_CTRL0_PICORD_COUNT_E;
|
||
|
|
if (dec_param->nal_ref_idc)
|
||
|
|
reg |= G1_REG_DEC_CTRL0_WRITE_MVS_E;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (!(sps->flags & V4L2_H264_SPS_FLAG_FRAME_MBS_ONLY) &&
|
||
|
|
(sps->flags & V4L2_H264_SPS_FLAG_MB_ADAPTIVE_FRAME_FIELD ||
|
||
|
|
dec_param->flags & V4L2_H264_DECODE_PARAM_FLAG_FIELD_PIC))
|
||
|
|
reg |= G1_REG_DEC_CTRL0_PIC_INTERLACE_E;
|
||
|
|
if (dec_param->flags & V4L2_H264_DECODE_PARAM_FLAG_FIELD_PIC)
|
||
|
|
reg |= G1_REG_DEC_CTRL0_PIC_FIELDMODE_E;
|
||
|
|
if (!(dec_param->flags & V4L2_H264_DECODE_PARAM_FLAG_BOTTOM_FIELD))
|
||
|
|
reg |= G1_REG_DEC_CTRL0_PIC_TOPFIELD_E;
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL0);
|
||
|
|
|
||
|
|
/* Decoder control register 1. */
|
||
|
|
reg = G1_REG_DEC_CTRL1_PIC_MB_WIDTH(MB_WIDTH(ctx->src_fmt.width)) |
|
||
|
|
G1_REG_DEC_CTRL1_PIC_MB_HEIGHT_P(MB_HEIGHT(ctx->src_fmt.height)) |
|
||
|
|
G1_REG_DEC_CTRL1_REF_FRAMES(sps->max_num_ref_frames);
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL1);
|
||
|
|
|
||
|
|
/* Decoder control register 2. */
|
||
|
|
reg = G1_REG_DEC_CTRL2_CH_QP_OFFSET(pps->chroma_qp_index_offset) |
|
||
|
|
G1_REG_DEC_CTRL2_CH_QP_OFFSET2(pps->second_chroma_qp_index_offset);
|
||
|
|
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_SCALING_MATRIX_PRESENT)
|
||
|
|
reg |= G1_REG_DEC_CTRL2_TYPE1_QUANT_E;
|
||
|
|
if (!(sps->flags & V4L2_H264_SPS_FLAG_FRAME_MBS_ONLY))
|
||
|
|
reg |= G1_REG_DEC_CTRL2_FIELDPIC_FLAG_E;
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL2);
|
||
|
|
|
||
|
|
/* Decoder control register 3. */
|
||
|
|
reg = G1_REG_DEC_CTRL3_START_CODE_E |
|
||
|
|
G1_REG_DEC_CTRL3_INIT_QP(pps->pic_init_qp_minus26 + 26) |
|
||
|
|
G1_REG_DEC_CTRL3_STREAM_LEN(vb2_get_plane_payload(&src_buf->vb2_buf, 0));
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL3);
|
||
|
|
|
||
|
|
/* Decoder control register 4. */
|
||
|
|
reg = G1_REG_DEC_CTRL4_FRAMENUM_LEN(sps->log2_max_frame_num_minus4 + 4) |
|
||
|
|
G1_REG_DEC_CTRL4_FRAMENUM(dec_param->frame_num) |
|
||
|
|
G1_REG_DEC_CTRL4_WEIGHT_BIPR_IDC(pps->weighted_bipred_idc);
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_ENTROPY_CODING_MODE)
|
||
|
|
reg |= G1_REG_DEC_CTRL4_CABAC_E;
|
||
|
|
if (sps->flags & V4L2_H264_SPS_FLAG_DIRECT_8X8_INFERENCE)
|
||
|
|
reg |= G1_REG_DEC_CTRL4_DIR_8X8_INFER_E;
|
||
|
|
if (sps->profile_idc >= 100 && sps->chroma_format_idc == 0)
|
||
|
|
reg |= G1_REG_DEC_CTRL4_BLACKWHITE_E;
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_WEIGHTED_PRED)
|
||
|
|
reg |= G1_REG_DEC_CTRL4_WEIGHT_PRED_E;
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL4);
|
||
|
|
|
||
|
|
/* Decoder control register 5. */
|
||
|
|
reg = G1_REG_DEC_CTRL5_REFPIC_MK_LEN(dec_param->dec_ref_pic_marking_bit_size) |
|
||
|
|
G1_REG_DEC_CTRL5_IDR_PIC_ID(dec_param->idr_pic_id);
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_CONSTRAINED_INTRA_PRED)
|
||
|
|
reg |= G1_REG_DEC_CTRL5_CONST_INTRA_E;
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_DEBLOCKING_FILTER_CONTROL_PRESENT)
|
||
|
|
reg |= G1_REG_DEC_CTRL5_FILT_CTRL_PRES;
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_REDUNDANT_PIC_CNT_PRESENT)
|
||
|
|
reg |= G1_REG_DEC_CTRL5_RDPIC_CNT_PRES;
|
||
|
|
if (pps->flags & V4L2_H264_PPS_FLAG_TRANSFORM_8X8_MODE)
|
||
|
|
reg |= G1_REG_DEC_CTRL5_8X8TRANS_FLAG_E;
|
||
|
|
if (dec_param->flags & V4L2_H264_DECODE_PARAM_FLAG_IDR_PIC)
|
||
|
|
reg |= G1_REG_DEC_CTRL5_IDR_PIC_E;
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL5);
|
||
|
|
|
||
|
|
/* Decoder control register 6. */
|
||
|
|
reg = G1_REG_DEC_CTRL6_PPS_ID(pps->pic_parameter_set_id) |
|
||
|
|
G1_REG_DEC_CTRL6_REFIDX0_ACTIVE(pps->num_ref_idx_l0_default_active_minus1 + 1) |
|
||
|
|
G1_REG_DEC_CTRL6_REFIDX1_ACTIVE(pps->num_ref_idx_l1_default_active_minus1 + 1) |
|
||
|
|
G1_REG_DEC_CTRL6_POC_LENGTH(dec_param->pic_order_cnt_bit_size);
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_DEC_CTRL6);
|
||
|
|
|
||
|
|
/* Error concealment register. */
|
||
|
|
vdpu_write_relaxed(vpu, 0, G1_REG_ERR_CONC);
|
||
|
|
|
||
|
|
/* Prediction filter tap register. */
|
||
|
|
vdpu_write_relaxed(vpu,
|
||
|
|
G1_REG_PRED_FLT_PRED_BC_TAP_0_0(1) |
|
||
|
|
G1_REG_PRED_FLT_PRED_BC_TAP_0_1(-5 & 0x3ff) |
|
||
|
|
G1_REG_PRED_FLT_PRED_BC_TAP_0_2(20),
|
||
|
|
G1_REG_PRED_FLT);
|
||
|
|
|
||
|
|
/* Reference picture buffer control register. */
|
||
|
|
vdpu_write_relaxed(vpu, 0, G1_REG_REF_BUF_CTRL);
|
||
|
|
|
||
|
|
/* Reference picture buffer control register 2. */
|
||
|
|
vdpu_write_relaxed(vpu, G1_REG_REF_BUF_CTRL2_APF_THRESHOLD(8),
|
||
|
|
G1_REG_REF_BUF_CTRL2);
|
||
|
|
}
|
||
|
|
|
||
|
|
static void set_ref(struct hantro_ctx *ctx)
|
||
|
|
{
|
||
|
|
const struct v4l2_h264_reference *b0_reflist, *b1_reflist, *p_reflist;
|
||
|
|
struct hantro_dev *vpu = ctx->dev;
|
||
|
|
int reg_num;
|
||
|
|
u32 reg;
|
||
|
|
int i;
|
||
|
|
|
||
|
|
vdpu_write_relaxed(vpu, ctx->h264_dec.dpb_valid, G1_REG_VALID_REF);
|
||
|
|
vdpu_write_relaxed(vpu, ctx->h264_dec.dpb_longterm, G1_REG_LT_REF);
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Set up reference frame picture numbers.
|
||
|
|
*
|
||
|
|
* Each G1_REG_REF_PIC(x) register contains numbers of two
|
||
|
|
* subsequential reference pictures.
|
||
|
|
*/
|
||
|
|
for (i = 0; i < HANTRO_H264_DPB_SIZE; i += 2) {
|
||
|
|
reg = G1_REG_REF_PIC_REFER0_NBR(hantro_h264_get_ref_nbr(ctx, i)) |
|
||
|
|
G1_REG_REF_PIC_REFER1_NBR(hantro_h264_get_ref_nbr(ctx, i + 1));
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_REF_PIC(i / 2));
|
||
|
|
}
|
||
|
|
|
||
|
|
b0_reflist = ctx->h264_dec.reflists.b0;
|
||
|
|
b1_reflist = ctx->h264_dec.reflists.b1;
|
||
|
|
p_reflist = ctx->h264_dec.reflists.p;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Each G1_REG_BD_REF_PIC(x) register contains three entries
|
||
|
|
* of each forward and backward picture list.
|
||
|
|
*/
|
||
|
|
reg_num = 0;
|
||
|
|
for (i = 0; i < 15; i += 3) {
|
||
|
|
reg = G1_REG_BD_REF_PIC_BINIT_RLIST_F0(b0_reflist[i].index) |
|
||
|
|
G1_REG_BD_REF_PIC_BINIT_RLIST_F1(b0_reflist[i + 1].index) |
|
||
|
|
G1_REG_BD_REF_PIC_BINIT_RLIST_F2(b0_reflist[i + 2].index) |
|
||
|
|
G1_REG_BD_REF_PIC_BINIT_RLIST_B0(b1_reflist[i].index) |
|
||
|
|
G1_REG_BD_REF_PIC_BINIT_RLIST_B1(b1_reflist[i + 1].index) |
|
||
|
|
G1_REG_BD_REF_PIC_BINIT_RLIST_B2(b1_reflist[i + 2].index);
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_BD_REF_PIC(reg_num++));
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* G1_REG_BD_P_REF_PIC register contains last entries (index 15)
|
||
|
|
* of forward and backward reference picture lists and first 4 entries
|
||
|
|
* of P forward picture list.
|
||
|
|
*/
|
||
|
|
reg = G1_REG_BD_P_REF_PIC_BINIT_RLIST_F15(b0_reflist[15].index) |
|
||
|
|
G1_REG_BD_P_REF_PIC_BINIT_RLIST_B15(b1_reflist[15].index) |
|
||
|
|
G1_REG_BD_P_REF_PIC_PINIT_RLIST_F0(p_reflist[0].index) |
|
||
|
|
G1_REG_BD_P_REF_PIC_PINIT_RLIST_F1(p_reflist[1].index) |
|
||
|
|
G1_REG_BD_P_REF_PIC_PINIT_RLIST_F2(p_reflist[2].index) |
|
||
|
|
G1_REG_BD_P_REF_PIC_PINIT_RLIST_F3(p_reflist[3].index);
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_BD_P_REF_PIC);
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Each G1_REG_FWD_PIC(x) register contains six consecutive
|
||
|
|
* entries of P forward picture list, starting from index 4.
|
||
|
|
*/
|
||
|
|
reg_num = 0;
|
||
|
|
for (i = 4; i < HANTRO_H264_DPB_SIZE; i += 6) {
|
||
|
|
reg = G1_REG_FWD_PIC_PINIT_RLIST_F0(p_reflist[i].index) |
|
||
|
|
G1_REG_FWD_PIC_PINIT_RLIST_F1(p_reflist[i + 1].index) |
|
||
|
|
G1_REG_FWD_PIC_PINIT_RLIST_F2(p_reflist[i + 2].index) |
|
||
|
|
G1_REG_FWD_PIC_PINIT_RLIST_F3(p_reflist[i + 3].index) |
|
||
|
|
G1_REG_FWD_PIC_PINIT_RLIST_F4(p_reflist[i + 4].index) |
|
||
|
|
G1_REG_FWD_PIC_PINIT_RLIST_F5(p_reflist[i + 5].index);
|
||
|
|
vdpu_write_relaxed(vpu, reg, G1_REG_FWD_PIC(reg_num++));
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Set up addresses of DPB buffers. */
|
||
|
|
for (i = 0; i < HANTRO_H264_DPB_SIZE; i++) {
|
||
|
|
dma_addr_t dma_addr = hantro_h264_get_ref_buf(ctx, i);
|
||
|
|
|
||
|
|
vdpu_write_relaxed(vpu, dma_addr, G1_REG_ADDR_REF(i));
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void set_buffers(struct hantro_ctx *ctx, struct vb2_v4l2_buffer *src_buf)
|
||
|
|
{
|
||
|
|
const struct hantro_h264_dec_ctrls *ctrls = &ctx->h264_dec.ctrls;
|
||
|
|
struct vb2_v4l2_buffer *dst_buf;
|
||
|
|
struct hantro_dev *vpu = ctx->dev;
|
||
|
|
dma_addr_t src_dma, dst_dma;
|
||
|
|
size_t offset = 0;
|
||
|
|
|
||
|
|
/* Source (stream) buffer. */
|
||
|
|
src_dma = vb2_dma_contig_plane_dma_addr(&src_buf->vb2_buf, 0);
|
||
|
|
vdpu_write_relaxed(vpu, src_dma, G1_REG_ADDR_STR);
|
||
|
|
|
||
|
|
/* Destination (decoded frame) buffer. */
|
||
|
|
dst_buf = hantro_get_dst_buf(ctx);
|
||
|
|
dst_dma = hantro_get_dec_buf_addr(ctx, &dst_buf->vb2_buf);
|
||
|
|
/* Adjust dma addr to start at second line for bottom field */
|
||
|
|
if (ctrls->decode->flags & V4L2_H264_DECODE_PARAM_FLAG_BOTTOM_FIELD)
|
||
|
|
offset = ALIGN(ctx->src_fmt.width, MB_DIM);
|
||
|
|
vdpu_write_relaxed(vpu, dst_dma + offset, G1_REG_ADDR_DST);
|
||
|
|
|
||
|
|
/* Higher profiles require DMV buffer appended to reference frames. */
|
||
|
|
if (ctrls->sps->profile_idc > 66 && ctrls->decode->nal_ref_idc) {
|
||
|
|
unsigned int bytes_per_mb = 384;
|
||
|
|
|
||
|
|
/* DMV buffer for monochrome start directly after Y-plane */
|
||
|
|
if (ctrls->sps->profile_idc >= 100 &&
|
||
|
|
ctrls->sps->chroma_format_idc == 0)
|
||
|
|
bytes_per_mb = 256;
|
||
|
|
offset = bytes_per_mb * MB_WIDTH(ctx->src_fmt.width) *
|
||
|
|
MB_HEIGHT(ctx->src_fmt.height);
|
||
|
|
|
||
|
|
/*
|
||
|
|
* DMV buffer is split in two for field encoded frames,
|
||
|
|
* adjust offset for bottom field
|
||
|
|
*/
|
||
|
|
if (ctrls->decode->flags & V4L2_H264_DECODE_PARAM_FLAG_BOTTOM_FIELD)
|
||
|
|
offset += 32 * MB_WIDTH(ctx->src_fmt.width) *
|
||
|
|
MB_HEIGHT(ctx->src_fmt.height);
|
||
|
|
vdpu_write_relaxed(vpu, dst_dma + offset, G1_REG_ADDR_DIR_MV);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Auxiliary buffer prepared in hantro_g1_h264_dec_prepare_table(). */
|
||
|
|
vdpu_write_relaxed(vpu, ctx->h264_dec.priv.dma, G1_REG_ADDR_QTABLE);
|
||
|
|
}
|
||
|
|
|
||
|
|
int hantro_g1_h264_dec_run(struct hantro_ctx *ctx)
|
||
|
|
{
|
||
|
|
struct hantro_dev *vpu = ctx->dev;
|
||
|
|
struct vb2_v4l2_buffer *src_buf;
|
||
|
|
int ret;
|
||
|
|
|
||
|
|
/* Prepare the H264 decoder context. */
|
||
|
|
ret = hantro_h264_dec_prepare_run(ctx);
|
||
|
|
if (ret)
|
||
|
|
return ret;
|
||
|
|
|
||
|
|
/* Configure hardware registers. */
|
||
|
|
src_buf = hantro_get_src_buf(ctx);
|
||
|
|
set_params(ctx, src_buf);
|
||
|
|
set_ref(ctx);
|
||
|
|
set_buffers(ctx, src_buf);
|
||
|
|
|
||
|
|
hantro_end_prepare_run(ctx);
|
||
|
|
|
||
|
|
/* Start decoding! */
|
||
|
|
vdpu_write_relaxed(vpu,
|
||
|
|
G1_REG_CONFIG_DEC_AXI_RD_ID(0xffu) |
|
||
|
|
G1_REG_CONFIG_DEC_TIMEOUT_E |
|
||
|
|
G1_REG_CONFIG_DEC_OUT_ENDIAN |
|
||
|
|
G1_REG_CONFIG_DEC_STRENDIAN_E |
|
||
|
|
G1_REG_CONFIG_DEC_MAX_BURST(16) |
|
||
|
|
G1_REG_CONFIG_DEC_OUTSWAP32_E |
|
||
|
|
G1_REG_CONFIG_DEC_INSWAP32_E |
|
||
|
|
G1_REG_CONFIG_DEC_STRSWAP32_E |
|
||
|
|
G1_REG_CONFIG_DEC_CLK_GATE_E,
|
||
|
|
G1_REG_CONFIG);
|
||
|
|
vdpu_write(vpu, G1_REG_INTERRUPT_DEC_E, G1_REG_INTERRUPT);
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|