2023-08-30 17:31:07 +02:00
|
|
|
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
|
|
|
%YAML 1.2
|
|
|
|
|
---
|
|
|
|
|
$id: http://devicetree.org/schemas/clock/mediatek,mt8186-fhctl.yaml#
|
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
|
|
|
|
|
title: MediaTek frequency hopping and spread spectrum clocking control
|
|
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
|
- Edward-JW Yang <edward-jw.yang@mediatek.com>
|
|
|
|
|
|
|
|
|
|
description: |
|
|
|
|
|
Frequency hopping control (FHCTL) is a piece of hardware that control
|
|
|
|
|
some PLLs to adopt "hopping" mechanism to adjust their frequency.
|
|
|
|
|
Spread spectrum clocking (SSC) is another function provided by this hardware.
|
|
|
|
|
|
|
|
|
|
properties:
|
|
|
|
|
compatible:
|
2023-10-24 12:59:35 +02:00
|
|
|
enum:
|
|
|
|
|
- mediatek,mt6795-fhctl
|
|
|
|
|
- mediatek,mt8173-fhctl
|
|
|
|
|
- mediatek,mt8186-fhctl
|
|
|
|
|
- mediatek,mt8192-fhctl
|
|
|
|
|
- mediatek,mt8195-fhctl
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
reg:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
clocks:
|
|
|
|
|
description: Phandles of the PLL with FHCTL hardware capability.
|
|
|
|
|
minItems: 1
|
|
|
|
|
maxItems: 30
|
|
|
|
|
|
|
|
|
|
mediatek,hopping-ssc-percent:
|
|
|
|
|
description: The percentage of spread spectrum clocking for one PLL.
|
|
|
|
|
minItems: 1
|
|
|
|
|
maxItems: 30
|
|
|
|
|
items:
|
|
|
|
|
default: 0
|
|
|
|
|
minimum: 0
|
|
|
|
|
maximum: 8
|
|
|
|
|
|
|
|
|
|
required:
|
|
|
|
|
- compatible
|
|
|
|
|
- reg
|
|
|
|
|
- clocks
|
|
|
|
|
|
|
|
|
|
additionalProperties: false
|
|
|
|
|
|
|
|
|
|
examples:
|
|
|
|
|
- |
|
|
|
|
|
#include <dt-bindings/clock/mt8186-clk.h>
|
|
|
|
|
fhctl: fhctl@1000ce00 {
|
|
|
|
|
compatible = "mediatek,mt8186-fhctl";
|
|
|
|
|
reg = <0x1000ce00 0x200>;
|
|
|
|
|
clocks = <&apmixedsys CLK_APMIXED_MSDCPLL>;
|
|
|
|
|
mediatek,hopping-ssc-percent = <3>;
|
|
|
|
|
};
|
