102 lines
2.0 KiB
YAML
102 lines
2.0 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/media/allwinner,sun6i-a31-isp.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Allwinner A31 Image Signal Processor Driver (ISP)
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Paul Kocialkowski <paul.kocialkowski@bootlin.com>
|
||
|
|
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
enum:
|
||
|
|
- allwinner,sun6i-a31-isp
|
||
|
|
- allwinner,sun8i-v3s-isp
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
interrupts:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
items:
|
||
|
|
- description: Bus Clock
|
||
|
|
- description: Module Clock
|
||
|
|
- description: DRAM Clock
|
||
|
|
|
||
|
|
clock-names:
|
||
|
|
items:
|
||
|
|
- const: bus
|
||
|
|
- const: mod
|
||
|
|
- const: ram
|
||
|
|
|
||
|
|
resets:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
ports:
|
||
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
||
|
|
|
||
|
|
properties:
|
||
|
|
port@0:
|
||
|
|
$ref: /schemas/graph.yaml#/properties/port
|
||
|
|
description: CSI0 input port
|
||
|
|
|
||
|
|
port@1:
|
||
|
|
$ref: /schemas/graph.yaml#/properties/port
|
||
|
|
description: CSI1 input port
|
||
|
|
|
||
|
|
if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- allwinner,sun8i-v3s-isp
|
||
|
|
then:
|
||
|
|
required:
|
||
|
|
- port@0
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- interrupts
|
||
|
|
- clocks
|
||
|
|
- clock-names
|
||
|
|
- resets
|
||
|
|
|
||
|
|
additionalProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
#include <dt-bindings/clock/sun8i-v3s-ccu.h>
|
||
|
|
#include <dt-bindings/reset/sun8i-v3s-ccu.h>
|
||
|
|
|
||
|
|
isp: isp@1cb8000 {
|
||
|
|
compatible = "allwinner,sun8i-v3s-isp";
|
||
|
|
reg = <0x01cb8000 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&ccu CLK_BUS_CSI>,
|
||
|
|
<&ccu CLK_CSI1_SCLK>,
|
||
|
|
<&ccu CLK_DRAM_CSI>;
|
||
|
|
clock-names = "bus", "mod", "ram";
|
||
|
|
resets = <&ccu RST_BUS_CSI>;
|
||
|
|
|
||
|
|
ports {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
port@0 {
|
||
|
|
reg = <0>;
|
||
|
|
|
||
|
|
isp_in_csi0: endpoint {
|
||
|
|
remote-endpoint = <&csi0_out_isp>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
...
|