87 lines
1.6 KiB
YAML
87 lines
1.6 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/phy/qcom,pcie2-phy.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Qualcomm PCIe2 PHY controller
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Vinod Koul <vkoul@kernel.org>
|
||
|
|
|
||
|
|
description:
|
||
|
|
The Qualcomm PCIe2 PHY is a Synopsys based phy found in a number of Qualcomm
|
||
|
|
platforms.
|
||
|
|
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
items:
|
||
|
|
- const: qcom,qcs404-pcie2-phy
|
||
|
|
- const: qcom,pcie2-phy
|
||
|
|
|
||
|
|
reg:
|
||
|
|
items:
|
||
|
|
- description: PHY register set
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
items:
|
||
|
|
- description: a clock-specifier pair for the "pipe" clock
|
||
|
|
|
||
|
|
clock-output-names:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
"#clock-cells":
|
||
|
|
const: 0
|
||
|
|
|
||
|
|
"#phy-cells":
|
||
|
|
const: 0
|
||
|
|
|
||
|
|
vdda-vp-supply:
|
||
|
|
description: low voltage regulator
|
||
|
|
|
||
|
|
vdda-vph-supply:
|
||
|
|
description: high voltage regulator
|
||
|
|
|
||
|
|
resets:
|
||
|
|
maxItems: 2
|
||
|
|
|
||
|
|
reset-names:
|
||
|
|
items:
|
||
|
|
- const: phy
|
||
|
|
- const: pipe
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- clocks
|
||
|
|
- clock-output-names
|
||
|
|
- "#clock-cells"
|
||
|
|
- "#phy-cells"
|
||
|
|
- vdda-vp-supply
|
||
|
|
- vdda-vph-supply
|
||
|
|
- resets
|
||
|
|
- reset-names
|
||
|
|
|
||
|
|
additionalProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
#include <dt-bindings/clock/qcom,gcc-qcs404.h>
|
||
|
|
phy@7786000 {
|
||
|
|
compatible = "qcom,qcs404-pcie2-phy", "qcom,pcie2-phy";
|
||
|
|
reg = <0x07786000 0xb8>;
|
||
|
|
|
||
|
|
clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
|
||
|
|
resets = <&gcc GCC_PCIEPHY_0_PHY_BCR>,
|
||
|
|
<&gcc GCC_PCIE_0_PIPE_ARES>;
|
||
|
|
reset-names = "phy", "pipe";
|
||
|
|
|
||
|
|
vdda-vp-supply = <&vreg_l3_1p05>;
|
||
|
|
vdda-vph-supply = <&vreg_l5_1p8>;
|
||
|
|
|
||
|
|
clock-output-names = "pcie_0_pipe_clk";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
#phy-cells = <0>;
|
||
|
|
};
|
||
|
|
...
|