linux-zen-desktop/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-ufs-phy.yaml

114 lines
2.1 KiB
YAML
Raw Normal View History

2023-08-30 17:31:07 +02:00
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-ufs-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Qualcomm QMP PHY controller (UFS, SC8280XP)
maintainers:
- Vinod Koul <vkoul@kernel.org>
description:
The QMP PHY controller supports physical layer functionality for a number of
controllers on Qualcomm chipsets, such as, PCIe, UFS, and USB.
properties:
compatible:
enum:
2023-10-24 12:59:35 +02:00
- qcom,sa8775p-qmp-ufs-phy
2023-08-30 17:31:07 +02:00
- qcom,sc8280xp-qmp-ufs-phy
- qcom,sm6125-qmp-ufs-phy
2023-10-24 12:59:35 +02:00
- qcom,sm7150-qmp-ufs-phy
2023-08-30 17:31:07 +02:00
- qcom,sm8550-qmp-ufs-phy
reg:
maxItems: 1
clocks:
2023-10-24 12:59:35 +02:00
minItems: 2
maxItems: 3
2023-08-30 17:31:07 +02:00
clock-names:
2023-10-24 12:59:35 +02:00
minItems: 2
2023-08-30 17:31:07 +02:00
items:
- const: ref
- const: ref_aux
2023-10-24 12:59:35 +02:00
- const: qref
2023-08-30 17:31:07 +02:00
power-domains:
maxItems: 1
resets:
maxItems: 1
reset-names:
items:
- const: ufsphy
vdda-phy-supply: true
vdda-pll-supply: true
"#clock-cells":
const: 1
"#phy-cells":
const: 0
required:
- compatible
- reg
- clocks
- clock-names
- power-domains
- resets
- reset-names
- vdda-phy-supply
- vdda-pll-supply
- "#phy-cells"
2023-10-24 12:59:35 +02:00
allOf:
- if:
properties:
compatible:
contains:
enum:
- qcom,sa8775p-qmp-ufs-phy
then:
properties:
clocks:
minItems: 3
clock-names:
minItems: 3
else:
properties:
clocks:
maxItems: 2
clock-names:
maxItems: 2
2023-08-30 17:31:07 +02:00
additionalProperties: false
examples:
- |
#include <dt-bindings/clock/qcom,gcc-sc8280xp.h>
ufs_mem_phy: phy@1d87000 {
compatible = "qcom,sc8280xp-qmp-ufs-phy";
reg = <0x01d87000 0x1000>;
clocks = <&gcc GCC_UFS_REF_CLKREF_CLK>, <&gcc GCC_UFS_PHY_PHY_AUX_CLK>;
clock-names = "ref", "ref_aux";
power-domains = <&gcc UFS_PHY_GDSC>;
resets = <&ufs_mem_hc 0>;
reset-names = "ufsphy";
vdda-phy-supply = <&vreg_l6b>;
vdda-pll-supply = <&vreg_l3b>;
#phy-cells = <0>;
};