2023-08-30 17:31:07 +02:00
|
|
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
|
|
|
%YAML 1.2
|
|
|
|
|
---
|
|
|
|
|
$id: http://devicetree.org/schemas/sound/renesas,rz-ssi.yaml#
|
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
|
|
|
|
|
title: Renesas RZ/{G2L,V2L} ASoC Sound Serial Interface (SSIF-2)
|
|
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
|
- Biju Das <biju.das.jz@bp.renesas.com>
|
|
|
|
|
|
|
|
|
|
allOf:
|
|
|
|
|
- $ref: dai-common.yaml#
|
|
|
|
|
|
|
|
|
|
properties:
|
|
|
|
|
compatible:
|
|
|
|
|
items:
|
|
|
|
|
- enum:
|
|
|
|
|
- renesas,r9a07g043-ssi # RZ/G2UL
|
|
|
|
|
- renesas,r9a07g044-ssi # RZ/G2{L,LC}
|
|
|
|
|
- renesas,r9a07g054-ssi # RZ/V2L
|
|
|
|
|
- const: renesas,rz-ssi
|
|
|
|
|
|
|
|
|
|
reg:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
interrupts:
|
2023-10-24 12:59:35 +02:00
|
|
|
minItems: 2
|
|
|
|
|
maxItems: 3
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
interrupt-names:
|
2023-10-24 12:59:35 +02:00
|
|
|
oneOf:
|
|
|
|
|
- items:
|
|
|
|
|
- const: int_req
|
|
|
|
|
- const: dma_rx
|
|
|
|
|
- const: dma_tx
|
|
|
|
|
- items:
|
|
|
|
|
- const: int_req
|
|
|
|
|
- const: dma_rt
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
clocks:
|
|
|
|
|
maxItems: 4
|
|
|
|
|
|
|
|
|
|
clock-names:
|
|
|
|
|
items:
|
|
|
|
|
- const: ssi
|
|
|
|
|
- const: ssi_sfr
|
|
|
|
|
- const: audio_clk1
|
|
|
|
|
- const: audio_clk2
|
|
|
|
|
|
|
|
|
|
power-domains:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
resets:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
dmas:
|
|
|
|
|
minItems: 1
|
|
|
|
|
maxItems: 2
|
|
|
|
|
description:
|
|
|
|
|
The first cell represents a phandle to dmac.
|
|
|
|
|
The second cell specifies the encoded MID/RID values of the SSI port
|
|
|
|
|
connected to the DMA client and the slave channel configuration
|
|
|
|
|
parameters.
|
|
|
|
|
bits[0:9] - Specifies MID/RID value of a SSI channel as below
|
|
|
|
|
MID/RID value of SSI rx0 = 0x256
|
|
|
|
|
MID/RID value of SSI tx0 = 0x255
|
|
|
|
|
MID/RID value of SSI rx1 = 0x25a
|
|
|
|
|
MID/RID value of SSI tx1 = 0x259
|
|
|
|
|
MID/RID value of SSI rt2 = 0x25f
|
|
|
|
|
MID/RID value of SSI rx3 = 0x262
|
|
|
|
|
MID/RID value of SSI tx3 = 0x261
|
|
|
|
|
bit[10] - HIEN = 1, Detects a request in response to the rising edge
|
|
|
|
|
of the signal
|
|
|
|
|
bit[11] - LVL = 0, Detects based on the edge
|
|
|
|
|
bits[12:14] - AM = 2, Bus cycle mode
|
|
|
|
|
bit[15] - TM = 0, Single transfer mode
|
|
|
|
|
|
|
|
|
|
dma-names:
|
|
|
|
|
oneOf:
|
|
|
|
|
- items:
|
|
|
|
|
- const: tx
|
|
|
|
|
- const: rx
|
|
|
|
|
- items:
|
|
|
|
|
- const: rt
|
|
|
|
|
|
|
|
|
|
'#sound-dai-cells':
|
|
|
|
|
const: 0
|
|
|
|
|
|
|
|
|
|
required:
|
|
|
|
|
- compatible
|
|
|
|
|
- reg
|
|
|
|
|
- interrupts
|
|
|
|
|
- interrupt-names
|
|
|
|
|
- clocks
|
|
|
|
|
- clock-names
|
|
|
|
|
- resets
|
|
|
|
|
- '#sound-dai-cells'
|
|
|
|
|
|
|
|
|
|
unevaluatedProperties: false
|
|
|
|
|
|
|
|
|
|
examples:
|
|
|
|
|
- |
|
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
|
#include <dt-bindings/clock/r9a07g044-cpg.h>
|
|
|
|
|
|
|
|
|
|
ssi0: ssi@10049c00 {
|
|
|
|
|
compatible = "renesas,r9a07g044-ssi",
|
|
|
|
|
"renesas,rz-ssi";
|
|
|
|
|
reg = <0x10049c00 0x400>;
|
|
|
|
|
interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
|
<GIC_SPI 327 IRQ_TYPE_EDGE_RISING>,
|
2023-10-24 12:59:35 +02:00
|
|
|
<GIC_SPI 328 IRQ_TYPE_EDGE_RISING>;
|
|
|
|
|
interrupt-names = "int_req", "dma_rx", "dma_tx";
|
2023-08-30 17:31:07 +02:00
|
|
|
clocks = <&cpg CPG_MOD R9A07G044_SSI0_PCLK2>,
|
|
|
|
|
<&cpg CPG_MOD R9A07G044_SSI0_PCLK_SFR>,
|
|
|
|
|
<&audio_clk1>,
|
|
|
|
|
<&audio_clk2>;
|
|
|
|
|
clock-names = "ssi", "ssi_sfr", "audio_clk1", "audio_clk2";
|
|
|
|
|
power-domains = <&cpg>;
|
|
|
|
|
resets = <&cpg R9A07G044_SSI0_RST_M2_REG>;
|
|
|
|
|
dmas = <&dmac 0x2655>,
|
|
|
|
|
<&dmac 0x2656>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
#sound-dai-cells = <0>;
|
|
|
|
|
};
|
