125 lines
3.0 KiB
YAML
125 lines
3.0 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/sound/wlf,wm8962.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Wolfson WM8962 Ultra-Low Power Stereo CODEC
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- patches@opensource.cirrus.com
|
||
|
|
|
||
|
|
allOf:
|
||
|
|
- $ref: dai-common.yaml#
|
||
|
|
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
const: wlf,wm8962
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
interrupts:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
"#sound-dai-cells":
|
||
|
|
const: 0
|
||
|
|
|
||
|
|
AVDD-supply:
|
||
|
|
description: Analogue supply.
|
||
|
|
|
||
|
|
CPVDD-supply:
|
||
|
|
description: Charge pump power supply.
|
||
|
|
|
||
|
|
DBVDD-supply:
|
||
|
|
description: Digital Buffer Supply.
|
||
|
|
|
||
|
|
DCVDD-supply:
|
||
|
|
description: Digital Core Supply.
|
||
|
|
|
||
|
|
MICVDD-supply:
|
||
|
|
description: Microphone bias amp supply.
|
||
|
|
|
||
|
|
PLLVDD-supply:
|
||
|
|
description: PLL Supply
|
||
|
|
|
||
|
|
SPKVDD1-supply:
|
||
|
|
description: Supply for left speaker drivers.
|
||
|
|
|
||
|
|
SPKVDD2-supply:
|
||
|
|
description: Supply for right speaker drivers.
|
||
|
|
|
||
|
|
spk-mono:
|
||
|
|
$ref: /schemas/types.yaml#/definitions/flag
|
||
|
|
description:
|
||
|
|
If present, the SPK_MONO bit of R51 (Class D Control 2) gets set,
|
||
|
|
indicating that the speaker is in mono mode.
|
||
|
|
|
||
|
|
mic-cfg:
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
description:
|
||
|
|
Default register value for R48 (Additional Control 4).
|
||
|
|
If absent, the default should be the register default.
|
||
|
|
|
||
|
|
gpio-cfg:
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
||
|
|
minItems: 6
|
||
|
|
maxItems: 6
|
||
|
|
description:
|
||
|
|
A list of GPIO configuration register values. If absent, no
|
||
|
|
configuration of these registers is performed. Note that only values
|
||
|
|
within [0x0, 0xffff] are valid. Any other value is regarded as setting
|
||
|
|
the GPIO register to its reset value 0x0.
|
||
|
|
|
||
|
|
port:
|
||
|
|
$ref: audio-graph-port.yaml#
|
||
|
|
unevaluatedProperties: false
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- AVDD-supply
|
||
|
|
- CPVDD-supply
|
||
|
|
- DBVDD-supply
|
||
|
|
- DCVDD-supply
|
||
|
|
- MICVDD-supply
|
||
|
|
- PLLVDD-supply
|
||
|
|
- SPKVDD1-supply
|
||
|
|
- SPKVDD2-supply
|
||
|
|
|
||
|
|
unevaluatedProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
#include <dt-bindings/clock/imx6qdl-clock.h>
|
||
|
|
|
||
|
|
i2c {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
wm8962: codec@1a {
|
||
|
|
compatible = "wlf,wm8962";
|
||
|
|
reg = <0x1a>;
|
||
|
|
clocks = <&clks IMX6QDL_CLK_CKO>;
|
||
|
|
DCVDD-supply = <®_audio>;
|
||
|
|
DBVDD-supply = <®_audio>;
|
||
|
|
AVDD-supply = <®_audio>;
|
||
|
|
CPVDD-supply = <®_audio>;
|
||
|
|
MICVDD-supply = <®_audio>;
|
||
|
|
PLLVDD-supply = <®_audio>;
|
||
|
|
SPKVDD1-supply = <®_audio>;
|
||
|
|
SPKVDD2-supply = <®_audio>;
|
||
|
|
gpio-cfg = <
|
||
|
|
0x0000 /* 0:Default */
|
||
|
|
0x0000 /* 1:Default */
|
||
|
|
0x0013 /* 2:FN_DMICCLK */
|
||
|
|
0x0000 /* 3:Default */
|
||
|
|
0x8014 /* 4:FN_DMICCDAT */
|
||
|
|
0x0000 /* 5:Default */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
};
|