2023-08-30 17:31:07 +02:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
%YAML 1.2
|
|
|
|
|
---
|
|
|
|
|
$id: http://devicetree.org/schemas/spi/allwinner,sun6i-a31-spi.yaml#
|
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
|
|
|
|
|
title: Allwinner A31 SPI Controller
|
|
|
|
|
|
|
|
|
|
allOf:
|
|
|
|
|
- $ref: spi-controller.yaml
|
|
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
|
|
|
- Maxime Ripard <mripard@kernel.org>
|
|
|
|
|
|
|
|
|
|
properties:
|
|
|
|
|
compatible:
|
|
|
|
|
oneOf:
|
2023-10-24 12:59:35 +02:00
|
|
|
- const: allwinner,sun50i-r329-spi
|
2023-08-30 17:31:07 +02:00
|
|
|
- const: allwinner,sun6i-a31-spi
|
|
|
|
|
- const: allwinner,sun8i-h3-spi
|
|
|
|
|
- items:
|
|
|
|
|
- enum:
|
|
|
|
|
- allwinner,sun8i-r40-spi
|
|
|
|
|
- allwinner,sun50i-h6-spi
|
|
|
|
|
- allwinner,sun50i-h616-spi
|
|
|
|
|
- allwinner,suniv-f1c100s-spi
|
|
|
|
|
- const: allwinner,sun8i-h3-spi
|
2023-10-24 12:59:35 +02:00
|
|
|
- items:
|
|
|
|
|
- enum:
|
|
|
|
|
- allwinner,sun20i-d1-spi
|
|
|
|
|
- allwinner,sun50i-r329-spi-dbi
|
|
|
|
|
- const: allwinner,sun50i-r329-spi
|
|
|
|
|
- items:
|
|
|
|
|
- const: allwinner,sun20i-d1-spi-dbi
|
|
|
|
|
- const: allwinner,sun50i-r329-spi-dbi
|
|
|
|
|
- const: allwinner,sun50i-r329-spi
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
reg:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
interrupts:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
clocks:
|
|
|
|
|
items:
|
|
|
|
|
- description: Bus Clock
|
|
|
|
|
- description: Module Clock
|
|
|
|
|
|
|
|
|
|
clock-names:
|
|
|
|
|
items:
|
|
|
|
|
- const: ahb
|
|
|
|
|
- const: mod
|
|
|
|
|
|
|
|
|
|
resets:
|
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
|
|
dmas:
|
|
|
|
|
items:
|
|
|
|
|
- description: RX DMA Channel
|
|
|
|
|
- description: TX DMA Channel
|
|
|
|
|
|
|
|
|
|
dma-names:
|
|
|
|
|
items:
|
|
|
|
|
- const: rx
|
|
|
|
|
- const: tx
|
|
|
|
|
|
|
|
|
|
patternProperties:
|
|
|
|
|
"^.*@[0-9a-f]+":
|
|
|
|
|
type: object
|
|
|
|
|
properties:
|
|
|
|
|
reg:
|
|
|
|
|
items:
|
|
|
|
|
minimum: 0
|
|
|
|
|
maximum: 4
|
|
|
|
|
|
|
|
|
|
spi-rx-bus-width:
|
|
|
|
|
const: 1
|
|
|
|
|
|
|
|
|
|
spi-tx-bus-width:
|
|
|
|
|
const: 1
|
|
|
|
|
|
|
|
|
|
required:
|
|
|
|
|
- compatible
|
|
|
|
|
- reg
|
|
|
|
|
- interrupts
|
|
|
|
|
- clocks
|
|
|
|
|
- clock-names
|
|
|
|
|
|
2023-10-24 12:59:35 +02:00
|
|
|
unevaluatedProperties: false
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
|
examples:
|
|
|
|
|
- |
|
|
|
|
|
spi1: spi@1c69000 {
|
|
|
|
|
compatible = "allwinner,sun6i-a31-spi";
|
|
|
|
|
reg = <0x01c69000 0x1000>;
|
|
|
|
|
interrupts = <0 66 4>;
|
|
|
|
|
clocks = <&ahb1_gates 21>, <&spi1_clk>;
|
|
|
|
|
clock-names = "ahb", "mod";
|
|
|
|
|
resets = <&ahb1_rst 21>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- |
|
|
|
|
|
spi0: spi@1c68000 {
|
|
|
|
|
compatible = "allwinner,sun8i-h3-spi";
|
|
|
|
|
reg = <0x01c68000 0x1000>;
|
|
|
|
|
interrupts = <0 65 4>;
|
|
|
|
|
clocks = <&ccu 30>, <&ccu 82>;
|
|
|
|
|
clock-names = "ahb", "mod";
|
|
|
|
|
dmas = <&dma 23>, <&dma 23>;
|
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
|
resets = <&ccu 15>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
...
|
