23 lines
512 B
Plaintext
23 lines
512 B
Plaintext
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2019 Marvell International Ltd.
|
||
|
|
*
|
||
|
|
* Device tree for the CN9132-DB board.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "cn9132-db.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "Marvell Armada CN9132-DB setup B";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Setup B has NAND flash as a boot device, while regular setup uses SPI flash.
|
||
|
|
* Since CP0 SPI1 and CP0 NAND are sharing some pins, they cannot be activated
|
||
|
|
* simultaneously. When NAND controller is enabled, SPI1 should be disabled.
|
||
|
|
*/
|
||
|
|
|
||
|
|
&cp0_nand_controller {
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|