2023-08-30 17:31:07 +02:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
|
|
|
/*
|
|
|
|
* dts file for Xilinx ZynqMP ZC1254
|
|
|
|
*
|
|
|
|
* (C) Copyright 2015 - 2021, Xilinx, Inc.
|
|
|
|
*
|
2023-10-24 12:59:35 +02:00
|
|
|
* Michal Simek <michal.simek@amd.com>
|
|
|
|
* Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>
|
2023-08-30 17:31:07 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
#include "zynqmp.dtsi"
|
|
|
|
#include "zynqmp-clk-ccf.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "ZynqMP ZC1254 RevA";
|
|
|
|
compatible = "xlnx,zynqmp-zc1254-revA", "xlnx,zynqmp-zc1254", "xlnx,zynqmp";
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &uart0;
|
|
|
|
serial1 = &dcc;
|
|
|
|
spi0 = &qspi;
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "earlycon";
|
|
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
};
|
|
|
|
|
|
|
|
memory@0 {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x0 0x0 0x0 0x80000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&dcc {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&qspi {
|
|
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
|
|
compatible = "m25p80", "jedec,spi-nor"; /* 32MB */
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x0>;
|
2023-10-24 12:59:35 +02:00
|
|
|
spi-tx-bus-width = <4>;
|
2023-08-30 17:31:07 +02:00
|
|
|
spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
|
|
|
|
spi-max-frequency = <108000000>; /* Based on DC1 spec */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|