2023-08-30 17:31:07 +02:00
|
|
|
/*
|
|
|
|
|
* Copyright 2019 Red Hat Inc.
|
|
|
|
|
*
|
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
|
*
|
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
|
*
|
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
|
*/
|
|
|
|
|
#include <core/subdev.h>
|
|
|
|
|
#include <nvfw/acr.h>
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
wpr_header_dump(struct nvkm_subdev *subdev, const struct wpr_header *hdr)
|
|
|
|
|
{
|
|
|
|
|
nvkm_debug(subdev, "wprHeader\n");
|
|
|
|
|
nvkm_debug(subdev, "\tfalconID : %d\n", hdr->falcon_id);
|
|
|
|
|
nvkm_debug(subdev, "\tlsbOffset : 0x%x\n", hdr->lsb_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tbootstrapOwner: %d\n", hdr->bootstrap_owner);
|
|
|
|
|
nvkm_debug(subdev, "\tlazyBootstrap : %d\n", hdr->lazy_bootstrap);
|
|
|
|
|
nvkm_debug(subdev, "\tstatus : %d\n", hdr->status);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
wpr_header_v1_dump(struct nvkm_subdev *subdev, const struct wpr_header_v1 *hdr)
|
|
|
|
|
{
|
|
|
|
|
nvkm_debug(subdev, "wprHeader\n");
|
|
|
|
|
nvkm_debug(subdev, "\tfalconID : %d\n", hdr->falcon_id);
|
|
|
|
|
nvkm_debug(subdev, "\tlsbOffset : 0x%x\n", hdr->lsb_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tbootstrapOwner: %d\n", hdr->bootstrap_owner);
|
|
|
|
|
nvkm_debug(subdev, "\tlazyBootstrap : %d\n", hdr->lazy_bootstrap);
|
|
|
|
|
nvkm_debug(subdev, "\tbinVersion : %d\n", hdr->bin_version);
|
|
|
|
|
nvkm_debug(subdev, "\tstatus : %d\n", hdr->status);
|
|
|
|
|
}
|
|
|
|
|
|
2023-10-24 12:59:35 +02:00
|
|
|
static void
|
2023-08-30 17:31:07 +02:00
|
|
|
wpr_generic_header_dump(struct nvkm_subdev *subdev, const struct wpr_generic_header *hdr)
|
|
|
|
|
{
|
|
|
|
|
nvkm_debug(subdev, "wprGenericHeader\n");
|
|
|
|
|
nvkm_debug(subdev, "\tidentifier : %04x\n", hdr->identifier);
|
|
|
|
|
nvkm_debug(subdev, "\tversion : %04x\n", hdr->version);
|
|
|
|
|
nvkm_debug(subdev, "\tsize : %08x\n", hdr->size);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
wpr_header_v2_dump(struct nvkm_subdev *subdev, const struct wpr_header_v2 *hdr)
|
|
|
|
|
{
|
|
|
|
|
wpr_generic_header_dump(subdev, &hdr->hdr);
|
|
|
|
|
wpr_header_v1_dump(subdev, &hdr->wpr);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
lsb_header_v2_dump(struct nvkm_subdev *subdev, struct lsb_header_v2 *hdr)
|
|
|
|
|
{
|
|
|
|
|
wpr_generic_header_dump(subdev, &hdr->hdr);
|
|
|
|
|
nvkm_debug(subdev, "lsbHeader\n");
|
|
|
|
|
nvkm_debug(subdev, "\tucodeOff : 0x%x\n", hdr->ucode_off);
|
|
|
|
|
nvkm_debug(subdev, "\tucodeSize : 0x%x\n", hdr->ucode_size);
|
|
|
|
|
nvkm_debug(subdev, "\tdataSize : 0x%x\n", hdr->data_size);
|
|
|
|
|
nvkm_debug(subdev, "\tblCodeSize : 0x%x\n", hdr->bl_code_size);
|
|
|
|
|
nvkm_debug(subdev, "\tblImemOff : 0x%x\n", hdr->bl_imem_off);
|
|
|
|
|
nvkm_debug(subdev, "\tblDataOff : 0x%x\n", hdr->bl_data_off);
|
|
|
|
|
nvkm_debug(subdev, "\tblDataSize : 0x%x\n", hdr->bl_data_size);
|
|
|
|
|
nvkm_debug(subdev, "\treserved0 : %08x\n", hdr->rsvd0);
|
|
|
|
|
nvkm_debug(subdev, "\tappCodeOff : 0x%x\n", hdr->app_code_off);
|
|
|
|
|
nvkm_debug(subdev, "\tappCodeSize : 0x%x\n", hdr->app_code_size);
|
|
|
|
|
nvkm_debug(subdev, "\tappDataOff : 0x%x\n", hdr->app_data_off);
|
|
|
|
|
nvkm_debug(subdev, "\tappDataSize : 0x%x\n", hdr->app_data_size);
|
|
|
|
|
nvkm_debug(subdev, "\tappImemOffset : 0x%x\n", hdr->app_imem_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tappDmemOffset : 0x%x\n", hdr->app_dmem_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tflags : 0x%x\n", hdr->flags);
|
|
|
|
|
nvkm_debug(subdev, "\tmonitorCodeOff: 0x%x\n", hdr->monitor_code_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tmonitorDataOff: 0x%x\n", hdr->monitor_data_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tmanifestOffset: 0x%x\n", hdr->manifest_offset);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
lsb_header_tail_dump(struct nvkm_subdev *subdev, struct lsb_header_tail *hdr)
|
|
|
|
|
{
|
|
|
|
|
nvkm_debug(subdev, "lsbHeader\n");
|
|
|
|
|
nvkm_debug(subdev, "\tucodeOff : 0x%x\n", hdr->ucode_off);
|
|
|
|
|
nvkm_debug(subdev, "\tucodeSize : 0x%x\n", hdr->ucode_size);
|
|
|
|
|
nvkm_debug(subdev, "\tdataSize : 0x%x\n", hdr->data_size);
|
|
|
|
|
nvkm_debug(subdev, "\tblCodeSize : 0x%x\n", hdr->bl_code_size);
|
|
|
|
|
nvkm_debug(subdev, "\tblImemOff : 0x%x\n", hdr->bl_imem_off);
|
|
|
|
|
nvkm_debug(subdev, "\tblDataOff : 0x%x\n", hdr->bl_data_off);
|
|
|
|
|
nvkm_debug(subdev, "\tblDataSize : 0x%x\n", hdr->bl_data_size);
|
|
|
|
|
nvkm_debug(subdev, "\tappCodeOff : 0x%x\n", hdr->app_code_off);
|
|
|
|
|
nvkm_debug(subdev, "\tappCodeSize : 0x%x\n", hdr->app_code_size);
|
|
|
|
|
nvkm_debug(subdev, "\tappDataOff : 0x%x\n", hdr->app_data_off);
|
|
|
|
|
nvkm_debug(subdev, "\tappDataSize : 0x%x\n", hdr->app_data_size);
|
|
|
|
|
nvkm_debug(subdev, "\tflags : 0x%x\n", hdr->flags);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
lsb_header_dump(struct nvkm_subdev *subdev, struct lsb_header *hdr)
|
|
|
|
|
{
|
|
|
|
|
lsb_header_tail_dump(subdev, &hdr->tail);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
lsb_header_v1_dump(struct nvkm_subdev *subdev, struct lsb_header_v1 *hdr)
|
|
|
|
|
{
|
|
|
|
|
lsb_header_tail_dump(subdev, &hdr->tail);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
flcn_acr_desc_dump(struct nvkm_subdev *subdev, struct flcn_acr_desc *hdr)
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
nvkm_debug(subdev, "acrDesc\n");
|
|
|
|
|
nvkm_debug(subdev, "\twprRegionId : %d\n", hdr->wpr_region_id);
|
|
|
|
|
nvkm_debug(subdev, "\twprOffset : 0x%x\n", hdr->wpr_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tmmuMemRange : 0x%x\n",
|
|
|
|
|
hdr->mmu_mem_range);
|
|
|
|
|
nvkm_debug(subdev, "\tnoRegions : %d\n",
|
|
|
|
|
hdr->regions.no_regions);
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(hdr->regions.region_props); i++) {
|
|
|
|
|
nvkm_debug(subdev, "\tregion[%d] :\n", i);
|
|
|
|
|
nvkm_debug(subdev, "\t startAddr : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].start_addr);
|
|
|
|
|
nvkm_debug(subdev, "\t endAddr : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].end_addr);
|
|
|
|
|
nvkm_debug(subdev, "\t regionId : %d\n",
|
|
|
|
|
hdr->regions.region_props[i].region_id);
|
|
|
|
|
nvkm_debug(subdev, "\t readMask : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].read_mask);
|
|
|
|
|
nvkm_debug(subdev, "\t writeMask : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].write_mask);
|
|
|
|
|
nvkm_debug(subdev, "\t clientMask : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].client_mask);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
nvkm_debug(subdev, "\tucodeBlobSize: %d\n",
|
|
|
|
|
hdr->ucode_blob_size);
|
|
|
|
|
nvkm_debug(subdev, "\tucodeBlobBase: 0x%llx\n",
|
|
|
|
|
hdr->ucode_blob_base);
|
|
|
|
|
nvkm_debug(subdev, "\tvprEnabled : %d\n",
|
|
|
|
|
hdr->vpr_desc.vpr_enabled);
|
|
|
|
|
nvkm_debug(subdev, "\tvprStart : 0x%x\n",
|
|
|
|
|
hdr->vpr_desc.vpr_start);
|
|
|
|
|
nvkm_debug(subdev, "\tvprEnd : 0x%x\n",
|
|
|
|
|
hdr->vpr_desc.vpr_end);
|
|
|
|
|
nvkm_debug(subdev, "\thdcpPolicies : 0x%x\n",
|
|
|
|
|
hdr->vpr_desc.hdcp_policies);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
flcn_acr_desc_v1_dump(struct nvkm_subdev *subdev, struct flcn_acr_desc_v1 *hdr)
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
nvkm_debug(subdev, "acrDesc\n");
|
|
|
|
|
nvkm_debug(subdev, "\twprRegionId : %d\n", hdr->wpr_region_id);
|
|
|
|
|
nvkm_debug(subdev, "\twprOffset : 0x%x\n", hdr->wpr_offset);
|
|
|
|
|
nvkm_debug(subdev, "\tmmuMemoryRange : 0x%x\n",
|
|
|
|
|
hdr->mmu_memory_range);
|
|
|
|
|
nvkm_debug(subdev, "\tnoRegions : %d\n",
|
|
|
|
|
hdr->regions.no_regions);
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(hdr->regions.region_props); i++) {
|
|
|
|
|
nvkm_debug(subdev, "\tregion[%d] :\n", i);
|
|
|
|
|
nvkm_debug(subdev, "\t startAddr : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].start_addr);
|
|
|
|
|
nvkm_debug(subdev, "\t endAddr : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].end_addr);
|
|
|
|
|
nvkm_debug(subdev, "\t regionId : %d\n",
|
|
|
|
|
hdr->regions.region_props[i].region_id);
|
|
|
|
|
nvkm_debug(subdev, "\t readMask : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].read_mask);
|
|
|
|
|
nvkm_debug(subdev, "\t writeMask : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].write_mask);
|
|
|
|
|
nvkm_debug(subdev, "\t clientMask : 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].client_mask);
|
|
|
|
|
nvkm_debug(subdev, "\t shadowMemStartAddr: 0x%x\n",
|
|
|
|
|
hdr->regions.region_props[i].shadow_mem_start_addr);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
nvkm_debug(subdev, "\tucodeBlobSize : %d\n",
|
|
|
|
|
hdr->ucode_blob_size);
|
|
|
|
|
nvkm_debug(subdev, "\tucodeBlobBase : 0x%llx\n",
|
|
|
|
|
hdr->ucode_blob_base);
|
|
|
|
|
nvkm_debug(subdev, "\tvprEnabled : %d\n",
|
|
|
|
|
hdr->vpr_desc.vpr_enabled);
|
|
|
|
|
nvkm_debug(subdev, "\tvprStart : 0x%x\n",
|
|
|
|
|
hdr->vpr_desc.vpr_start);
|
|
|
|
|
nvkm_debug(subdev, "\tvprEnd : 0x%x\n",
|
|
|
|
|
hdr->vpr_desc.vpr_end);
|
|
|
|
|
nvkm_debug(subdev, "\thdcpPolicies : 0x%x\n",
|
|
|
|
|
hdr->vpr_desc.hdcp_policies);
|
|
|
|
|
}
|
