95 lines
1.9 KiB
C
95 lines
1.9 KiB
C
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
|
||
|
/* QLogic qed NIC Driver
|
||
|
* Copyright (c) 2015-2017 QLogic Corporation
|
||
|
* Copyright (c) 2019-2020 Marvell International Ltd.
|
||
|
*/
|
||
|
|
||
|
#ifndef _QED_INIT_OPS_H
|
||
|
#define _QED_INIT_OPS_H
|
||
|
|
||
|
#include <linux/types.h>
|
||
|
#include <linux/slab.h>
|
||
|
#include "qed.h"
|
||
|
|
||
|
/**
|
||
|
* qed_init_iro_array(): init iro_arr.
|
||
|
*
|
||
|
* @cdev: Qed dev pointer.
|
||
|
*
|
||
|
* Return: Void.
|
||
|
*/
|
||
|
void qed_init_iro_array(struct qed_dev *cdev);
|
||
|
|
||
|
/**
|
||
|
* qed_init_run(): Run the init-sequence.
|
||
|
*
|
||
|
* @p_hwfn: HW device data.
|
||
|
* @p_ptt: P_ptt.
|
||
|
* @phase: Phase.
|
||
|
* @phase_id: Phase ID.
|
||
|
* @modes: Mode.
|
||
|
*
|
||
|
* Return: _qed_status_t
|
||
|
*/
|
||
|
int qed_init_run(struct qed_hwfn *p_hwfn,
|
||
|
struct qed_ptt *p_ptt,
|
||
|
int phase,
|
||
|
int phase_id,
|
||
|
int modes);
|
||
|
|
||
|
/**
|
||
|
* qed_init_alloc(): Allocate RT array, Store 'values' ptrs.
|
||
|
*
|
||
|
* @p_hwfn: HW device data.
|
||
|
*
|
||
|
* Return: _qed_status_t.
|
||
|
*/
|
||
|
int qed_init_alloc(struct qed_hwfn *p_hwfn);
|
||
|
|
||
|
/**
|
||
|
* qed_init_free(): Init HW function deallocate.
|
||
|
*
|
||
|
* @p_hwfn: HW device data.
|
||
|
*
|
||
|
* Return: Void.
|
||
|
*/
|
||
|
void qed_init_free(struct qed_hwfn *p_hwfn);
|
||
|
|
||
|
/**
|
||
|
* qed_init_store_rt_reg(): Store a configuration value in the RT array.
|
||
|
*
|
||
|
* @p_hwfn: HW device data.
|
||
|
* @rt_offset: RT offset.
|
||
|
* @val: Val.
|
||
|
*
|
||
|
* Return: Void.
|
||
|
*/
|
||
|
void qed_init_store_rt_reg(struct qed_hwfn *p_hwfn,
|
||
|
u32 rt_offset,
|
||
|
u32 val);
|
||
|
|
||
|
#define STORE_RT_REG(hwfn, offset, val) \
|
||
|
qed_init_store_rt_reg(hwfn, offset, val)
|
||
|
|
||
|
#define OVERWRITE_RT_REG(hwfn, offset, val) \
|
||
|
qed_init_store_rt_reg(hwfn, offset, val)
|
||
|
|
||
|
void qed_init_store_rt_agg(struct qed_hwfn *p_hwfn,
|
||
|
u32 rt_offset,
|
||
|
u32 *val,
|
||
|
size_t size);
|
||
|
|
||
|
#define STORE_RT_REG_AGG(hwfn, offset, val) \
|
||
|
qed_init_store_rt_agg(hwfn, offset, (u32 *)&(val), sizeof(val))
|
||
|
|
||
|
/**
|
||
|
* qed_gtt_init(): Initialize GTT global windows and set admin window
|
||
|
* related params of GTT/PTT to default values.
|
||
|
*
|
||
|
* @p_hwfn: HW device data.
|
||
|
*
|
||
|
* Return Void.
|
||
|
*/
|
||
|
void qed_gtt_init(struct qed_hwfn *p_hwfn);
|
||
|
#endif
|