2023-08-30 17:31:07 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
/*
|
|
|
|
* Data types and headers for RAPL support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2019 Intel Corporation.
|
|
|
|
*
|
|
|
|
* Author: Zhang Rui <rui.zhang@intel.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __INTEL_RAPL_H__
|
|
|
|
#define __INTEL_RAPL_H__
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/powercap.h>
|
|
|
|
#include <linux/cpuhotplug.h>
|
|
|
|
|
2023-10-24 12:59:35 +02:00
|
|
|
enum rapl_if_type {
|
|
|
|
RAPL_IF_MSR, /* RAPL I/F using MSR registers */
|
|
|
|
RAPL_IF_MMIO, /* RAPL I/F using MMIO registers */
|
|
|
|
RAPL_IF_TPMI, /* RAPL I/F using TPMI registers */
|
|
|
|
};
|
|
|
|
|
2023-08-30 17:31:07 +02:00
|
|
|
enum rapl_domain_type {
|
|
|
|
RAPL_DOMAIN_PACKAGE, /* entire package/socket */
|
|
|
|
RAPL_DOMAIN_PP0, /* core power plane */
|
|
|
|
RAPL_DOMAIN_PP1, /* graphics uncore */
|
|
|
|
RAPL_DOMAIN_DRAM, /* DRAM control_type */
|
|
|
|
RAPL_DOMAIN_PLATFORM, /* PSys control_type */
|
|
|
|
RAPL_DOMAIN_MAX,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum rapl_domain_reg_id {
|
|
|
|
RAPL_DOMAIN_REG_LIMIT,
|
|
|
|
RAPL_DOMAIN_REG_STATUS,
|
|
|
|
RAPL_DOMAIN_REG_PERF,
|
|
|
|
RAPL_DOMAIN_REG_POLICY,
|
|
|
|
RAPL_DOMAIN_REG_INFO,
|
|
|
|
RAPL_DOMAIN_REG_PL4,
|
2023-10-24 12:59:35 +02:00
|
|
|
RAPL_DOMAIN_REG_UNIT,
|
|
|
|
RAPL_DOMAIN_REG_PL2,
|
2023-08-30 17:31:07 +02:00
|
|
|
RAPL_DOMAIN_REG_MAX,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct rapl_domain;
|
|
|
|
|
|
|
|
enum rapl_primitives {
|
|
|
|
POWER_LIMIT1,
|
|
|
|
POWER_LIMIT2,
|
|
|
|
POWER_LIMIT4,
|
2023-10-24 12:59:35 +02:00
|
|
|
ENERGY_COUNTER,
|
2023-08-30 17:31:07 +02:00
|
|
|
FW_LOCK,
|
2023-10-24 12:59:35 +02:00
|
|
|
FW_HIGH_LOCK,
|
|
|
|
PL1_LOCK,
|
|
|
|
PL2_LOCK,
|
|
|
|
PL4_LOCK,
|
2023-08-30 17:31:07 +02:00
|
|
|
|
|
|
|
PL1_ENABLE, /* power limit 1, aka long term */
|
|
|
|
PL1_CLAMP, /* allow frequency to go below OS request */
|
|
|
|
PL2_ENABLE, /* power limit 2, aka short term, instantaneous */
|
|
|
|
PL2_CLAMP,
|
|
|
|
PL4_ENABLE, /* power limit 4, aka max peak power */
|
|
|
|
|
|
|
|
TIME_WINDOW1, /* long term */
|
|
|
|
TIME_WINDOW2, /* short term */
|
|
|
|
THERMAL_SPEC_POWER,
|
|
|
|
MAX_POWER,
|
|
|
|
|
|
|
|
MIN_POWER,
|
|
|
|
MAX_TIME_WINDOW,
|
|
|
|
THROTTLED_TIME,
|
|
|
|
PRIORITY_LEVEL,
|
|
|
|
|
|
|
|
PSYS_POWER_LIMIT1,
|
|
|
|
PSYS_POWER_LIMIT2,
|
|
|
|
PSYS_PL1_ENABLE,
|
|
|
|
PSYS_PL2_ENABLE,
|
|
|
|
PSYS_TIME_WINDOW1,
|
|
|
|
PSYS_TIME_WINDOW2,
|
|
|
|
/* below are not raw primitive data */
|
|
|
|
AVERAGE_POWER,
|
|
|
|
NR_RAPL_PRIMITIVES,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct rapl_domain_data {
|
|
|
|
u64 primitives[NR_RAPL_PRIMITIVES];
|
|
|
|
unsigned long timestamp;
|
|
|
|
};
|
|
|
|
|
2023-10-24 12:59:35 +02:00
|
|
|
#define NR_POWER_LIMITS (POWER_LIMIT4 + 1)
|
|
|
|
|
2023-08-30 17:31:07 +02:00
|
|
|
struct rapl_power_limit {
|
|
|
|
struct powercap_zone_constraint *constraint;
|
|
|
|
struct rapl_domain *domain;
|
|
|
|
const char *name;
|
2023-10-24 12:59:35 +02:00
|
|
|
bool locked;
|
2023-08-30 17:31:07 +02:00
|
|
|
u64 last_power_limit;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct rapl_package;
|
|
|
|
|
|
|
|
#define RAPL_DOMAIN_NAME_LENGTH 16
|
|
|
|
|
2023-10-24 12:59:35 +02:00
|
|
|
union rapl_reg {
|
|
|
|
void __iomem *mmio;
|
|
|
|
u32 msr;
|
|
|
|
u64 val;
|
|
|
|
};
|
|
|
|
|
2023-08-30 17:31:07 +02:00
|
|
|
struct rapl_domain {
|
|
|
|
char name[RAPL_DOMAIN_NAME_LENGTH];
|
|
|
|
enum rapl_domain_type id;
|
2023-10-24 12:59:35 +02:00
|
|
|
union rapl_reg regs[RAPL_DOMAIN_REG_MAX];
|
2023-08-30 17:31:07 +02:00
|
|
|
struct powercap_zone power_zone;
|
|
|
|
struct rapl_domain_data rdd;
|
|
|
|
struct rapl_power_limit rpl[NR_POWER_LIMITS];
|
|
|
|
u64 attr_map; /* track capabilities */
|
|
|
|
unsigned int state;
|
2023-10-24 12:59:35 +02:00
|
|
|
unsigned int power_unit;
|
|
|
|
unsigned int energy_unit;
|
|
|
|
unsigned int time_unit;
|
2023-08-30 17:31:07 +02:00
|
|
|
struct rapl_package *rp;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct reg_action {
|
2023-10-24 12:59:35 +02:00
|
|
|
union rapl_reg reg;
|
2023-08-30 17:31:07 +02:00
|
|
|
u64 mask;
|
|
|
|
u64 value;
|
|
|
|
int err;
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct rapl_if_priv: private data for different RAPL interfaces
|
|
|
|
* @control_type: Each RAPL interface must have its own powercap
|
|
|
|
* control type.
|
|
|
|
* @platform_rapl_domain: Optional. Some RAPL interface may have platform
|
|
|
|
* level RAPL control.
|
|
|
|
* @pcap_rapl_online: CPU hotplug state for each RAPL interface.
|
|
|
|
* @reg_unit: Register for getting energy/power/time unit.
|
|
|
|
* @regs: Register sets for different RAPL Domains.
|
|
|
|
* @limits: Number of power limits supported by each domain.
|
|
|
|
* @read_raw: Callback for reading RAPL interface specific
|
|
|
|
* registers.
|
|
|
|
* @write_raw: Callback for writing RAPL interface specific
|
|
|
|
* registers.
|
2023-10-24 12:59:35 +02:00
|
|
|
* @defaults: internal pointer to interface default settings
|
|
|
|
* @rpi: internal pointer to interface primitive info
|
2023-08-30 17:31:07 +02:00
|
|
|
*/
|
|
|
|
struct rapl_if_priv {
|
2023-10-24 12:59:35 +02:00
|
|
|
enum rapl_if_type type;
|
2023-08-30 17:31:07 +02:00
|
|
|
struct powercap_control_type *control_type;
|
|
|
|
enum cpuhp_state pcap_rapl_online;
|
2023-10-24 12:59:35 +02:00
|
|
|
union rapl_reg reg_unit;
|
|
|
|
union rapl_reg regs[RAPL_DOMAIN_MAX][RAPL_DOMAIN_REG_MAX];
|
2023-08-30 17:31:07 +02:00
|
|
|
int limits[RAPL_DOMAIN_MAX];
|
2023-10-24 12:59:35 +02:00
|
|
|
int (*read_raw)(int id, struct reg_action *ra);
|
|
|
|
int (*write_raw)(int id, struct reg_action *ra);
|
|
|
|
void *defaults;
|
|
|
|
void *rpi;
|
2023-08-30 17:31:07 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
/* maximum rapl package domain name: package-%d-die-%d */
|
|
|
|
#define PACKAGE_DOMAIN_NAME_LENGTH 30
|
|
|
|
|
|
|
|
struct rapl_package {
|
|
|
|
unsigned int id; /* logical die id, equals physical 1-die systems */
|
|
|
|
unsigned int nr_domains;
|
|
|
|
unsigned long domain_map; /* bit map of active domains */
|
|
|
|
struct rapl_domain *domains; /* array of domains, sized at runtime */
|
|
|
|
struct powercap_zone *power_zone; /* keep track of parent zone */
|
|
|
|
unsigned long power_limit_irq; /* keep track of package power limit
|
|
|
|
* notify interrupt enable status.
|
|
|
|
*/
|
|
|
|
struct list_head plist;
|
|
|
|
int lead_cpu; /* one active cpu per package for access */
|
|
|
|
/* Track active cpus */
|
|
|
|
struct cpumask cpumask;
|
|
|
|
char name[PACKAGE_DOMAIN_NAME_LENGTH];
|
|
|
|
struct rapl_if_priv *priv;
|
|
|
|
};
|
|
|
|
|
2023-10-24 12:59:35 +02:00
|
|
|
struct rapl_package *rapl_find_package_domain(int id, struct rapl_if_priv *priv, bool id_is_cpu);
|
|
|
|
struct rapl_package *rapl_add_package(int id, struct rapl_if_priv *priv, bool id_is_cpu);
|
2023-08-30 17:31:07 +02:00
|
|
|
void rapl_remove_package(struct rapl_package *rp);
|
|
|
|
|
|
|
|
#endif /* __INTEL_RAPL_H__ */
|