342 lines
8.5 KiB
YAML
342 lines
8.5 KiB
YAML
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Freescale i.MX6 PCIe host controller
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Lucas Stach <l.stach@pengutronix.de>
|
||
|
|
- Richard Zhu <hongxing.zhu@nxp.com>
|
||
|
|
|
||
|
|
description: |+
|
||
|
|
This PCIe host controller is based on the Synopsys DesignWare PCIe IP
|
||
|
|
and thus inherits all the common properties defined in snps,dw-pcie.yaml.
|
||
|
|
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
enum:
|
||
|
|
- fsl,imx6q-pcie
|
||
|
|
- fsl,imx6sx-pcie
|
||
|
|
- fsl,imx6qp-pcie
|
||
|
|
- fsl,imx7d-pcie
|
||
|
|
- fsl,imx8mq-pcie
|
||
|
|
- fsl,imx8mm-pcie
|
||
|
|
- fsl,imx8mp-pcie
|
||
|
|
- fsl,imx8mm-pcie-ep
|
||
|
|
- fsl,imx8mq-pcie-ep
|
||
|
|
- fsl,imx8mp-pcie-ep
|
||
|
|
|
||
|
|
reg:
|
||
|
|
items:
|
||
|
|
- description: Data Bus Interface (DBI) registers.
|
||
|
|
- description: PCIe configuration space region.
|
||
|
|
|
||
|
|
reg-names:
|
||
|
|
items:
|
||
|
|
- const: dbi
|
||
|
|
- const: config
|
||
|
|
|
||
|
|
interrupts:
|
||
|
|
items:
|
||
|
|
- description: builtin MSI controller.
|
||
|
|
|
||
|
|
interrupt-names:
|
||
|
|
items:
|
||
|
|
- const: msi
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
minItems: 3
|
||
|
|
items:
|
||
|
|
- description: PCIe bridge clock.
|
||
|
|
- description: PCIe bus clock.
|
||
|
|
- description: PCIe PHY clock.
|
||
|
|
- description: Additional required clock entry for imx6sx-pcie,
|
||
|
|
imx8mq-pcie.
|
||
|
|
|
||
|
|
clock-names:
|
||
|
|
minItems: 3
|
||
|
|
items:
|
||
|
|
- const: pcie
|
||
|
|
- const: pcie_bus
|
||
|
|
- enum: [ pcie_phy, pcie_aux ]
|
||
|
|
- enum: [ pcie_inbound_axi, pcie_aux ]
|
||
|
|
|
||
|
|
num-lanes:
|
||
|
|
const: 1
|
||
|
|
|
||
|
|
fsl,imx7d-pcie-phy:
|
||
|
|
$ref: /schemas/types.yaml#/definitions/phandle
|
||
|
|
description: A phandle to an fsl,imx7d-pcie-phy node. Additional
|
||
|
|
required properties for imx7d-pcie and imx8mq-pcie.
|
||
|
|
|
||
|
|
power-domains:
|
||
|
|
minItems: 1
|
||
|
|
items:
|
||
|
|
- description: The phandle pointing to the DISPLAY domain for
|
||
|
|
imx6sx-pcie, to PCIE_PHY power domain for imx7d-pcie and
|
||
|
|
imx8mq-pcie.
|
||
|
|
- description: The phandle pointing to the PCIE_PHY power domains
|
||
|
|
for imx6sx-pcie.
|
||
|
|
|
||
|
|
power-domain-names:
|
||
|
|
minItems: 1
|
||
|
|
items:
|
||
|
|
- const: pcie
|
||
|
|
- const: pcie_phy
|
||
|
|
|
||
|
|
resets:
|
||
|
|
minItems: 2
|
||
|
|
maxItems: 3
|
||
|
|
description: Phandles to PCIe-related reset lines exposed by SRC
|
||
|
|
IP block. Additional required by imx7d-pcie and imx8mq-pcie.
|
||
|
|
|
||
|
|
reset-names:
|
||
|
|
minItems: 2
|
||
|
|
maxItems: 3
|
||
|
|
|
||
|
|
fsl,tx-deemph-gen1:
|
||
|
|
description: Gen1 De-emphasis value (optional required).
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
default: 0
|
||
|
|
|
||
|
|
fsl,tx-deemph-gen2-3p5db:
|
||
|
|
description: Gen2 (3.5db) De-emphasis value (optional required).
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
default: 0
|
||
|
|
|
||
|
|
fsl,tx-deemph-gen2-6db:
|
||
|
|
description: Gen2 (6db) De-emphasis value (optional required).
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
default: 20
|
||
|
|
|
||
|
|
fsl,tx-swing-full:
|
||
|
|
description: Gen2 TX SWING FULL value (optional required).
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
default: 127
|
||
|
|
|
||
|
|
fsl,tx-swing-low:
|
||
|
|
description: TX launch amplitude swing_low value (optional required).
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
default: 127
|
||
|
|
|
||
|
|
fsl,max-link-speed:
|
||
|
|
description: Specify PCI Gen for link capability (optional required).
|
||
|
|
Note that the IMX6 LVDS clock outputs do not meet gen2 jitter
|
||
|
|
requirements and thus for gen2 capability a gen2 compliant clock
|
||
|
|
generator should be used and configured.
|
||
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||
|
|
enum: [1, 2, 3, 4]
|
||
|
|
default: 1
|
||
|
|
|
||
|
|
phys:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
phy-names:
|
||
|
|
const: pcie-phy
|
||
|
|
|
||
|
|
reset-gpio:
|
||
|
|
description: Should specify the GPIO for controlling the PCI bus device
|
||
|
|
reset signal. It's not polarity aware and defaults to active-low reset
|
||
|
|
sequence (L=reset state, H=operation state) (optional required).
|
||
|
|
|
||
|
|
reset-gpio-active-high:
|
||
|
|
description: If present then the reset sequence using the GPIO
|
||
|
|
specified in the "reset-gpio" property is reversed (H=reset state,
|
||
|
|
L=operation state) (optional required).
|
||
|
|
type: boolean
|
||
|
|
|
||
|
|
vpcie-supply:
|
||
|
|
description: Should specify the regulator in charge of PCIe port power.
|
||
|
|
The regulator will be enabled when initializing the PCIe host and
|
||
|
|
disabled either as part of the init process or when shutting down
|
||
|
|
the host (optional required).
|
||
|
|
|
||
|
|
vph-supply:
|
||
|
|
description: Should specify the regulator in charge of VPH one of
|
||
|
|
the three PCIe PHY powers. This regulator can be supplied by both
|
||
|
|
1.8v and 3.3v voltage supplies (optional required).
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- reg-names
|
||
|
|
- "#address-cells"
|
||
|
|
- "#size-cells"
|
||
|
|
- device_type
|
||
|
|
- bus-range
|
||
|
|
- ranges
|
||
|
|
- num-lanes
|
||
|
|
- interrupts
|
||
|
|
- interrupt-names
|
||
|
|
- "#interrupt-cells"
|
||
|
|
- interrupt-map-mask
|
||
|
|
- interrupt-map
|
||
|
|
- clocks
|
||
|
|
- clock-names
|
||
|
|
|
||
|
|
allOf:
|
||
|
|
- $ref: /schemas/pci/snps,dw-pcie.yaml#
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
const: fsl,imx6sx-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
clock-names:
|
||
|
|
items:
|
||
|
|
- {}
|
||
|
|
- {}
|
||
|
|
- const: pcie_phy
|
||
|
|
- const: pcie_inbound_axi
|
||
|
|
power-domains:
|
||
|
|
minItems: 2
|
||
|
|
power-domain-names:
|
||
|
|
minItems: 2
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
const: fsl,imx8mq-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
clock-names:
|
||
|
|
items:
|
||
|
|
- {}
|
||
|
|
- {}
|
||
|
|
- const: pcie_phy
|
||
|
|
- const: pcie_aux
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
not:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- fsl,imx6sx-pcie
|
||
|
|
- fsl,imx8mq-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
clocks:
|
||
|
|
maxItems: 3
|
||
|
|
clock-names:
|
||
|
|
maxItems: 3
|
||
|
|
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- fsl,imx6q-pcie
|
||
|
|
- fsl,imx6qp-pcie
|
||
|
|
- fsl,imx7d-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
clock-names:
|
||
|
|
maxItems: 3
|
||
|
|
contains:
|
||
|
|
const: pcie_phy
|
||
|
|
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- fsl,imx8mm-pcie
|
||
|
|
- fsl,imx8mp-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
clock-names:
|
||
|
|
maxItems: 3
|
||
|
|
contains:
|
||
|
|
const: pcie_aux
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- fsl,imx6q-pcie
|
||
|
|
- fsl,imx6qp-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
power-domains: false
|
||
|
|
power-domain-names: false
|
||
|
|
|
||
|
|
- if:
|
||
|
|
not:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- fsl,imx6sx-pcie
|
||
|
|
- fsl,imx6q-pcie
|
||
|
|
- fsl,imx6qp-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
power-domains:
|
||
|
|
maxItems: 1
|
||
|
|
power-domain-names: false
|
||
|
|
|
||
|
|
- if:
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
contains:
|
||
|
|
enum:
|
||
|
|
- fsl,imx6q-pcie
|
||
|
|
- fsl,imx6sx-pcie
|
||
|
|
- fsl,imx6qp-pcie
|
||
|
|
- fsl,imx7d-pcie
|
||
|
|
- fsl,imx8mq-pcie
|
||
|
|
then:
|
||
|
|
properties:
|
||
|
|
resets:
|
||
|
|
minItems: 3
|
||
|
|
reset-names:
|
||
|
|
items:
|
||
|
|
- const: pciephy
|
||
|
|
- const: apps
|
||
|
|
- const: turnoff
|
||
|
|
else:
|
||
|
|
properties:
|
||
|
|
resets:
|
||
|
|
maxItems: 2
|
||
|
|
reset-names:
|
||
|
|
items:
|
||
|
|
- const: apps
|
||
|
|
- const: turnoff
|
||
|
|
|
||
|
|
unevaluatedProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
#include <dt-bindings/clock/imx6qdl-clock.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
|
||
|
|
pcie: pcie@1ffc000 {
|
||
|
|
compatible = "fsl,imx6q-pcie";
|
||
|
|
reg = <0x01ffc000 0x04000>,
|
||
|
|
<0x01f00000 0x80000>;
|
||
|
|
reg-names = "dbi", "config";
|
||
|
|
#address-cells = <3>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
device_type = "pci";
|
||
|
|
bus-range = <0x00 0xff>;
|
||
|
|
ranges = <0x81000000 0 0 0x01f80000 0 0x00010000>,
|
||
|
|
<0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
|
||
|
|
num-lanes = <1>;
|
||
|
|
interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "msi";
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 0 0x7>;
|
||
|
|
interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&clks IMX6QDL_CLK_PCIE_AXI>,
|
||
|
|
<&clks IMX6QDL_CLK_LVDS1_GATE>,
|
||
|
|
<&clks IMX6QDL_CLK_PCIE_REF_125M>;
|
||
|
|
clock-names = "pcie", "pcie_bus", "pcie_phy";
|
||
|
|
};
|
||
|
|
...
|