171 lines
4.4 KiB
Plaintext
171 lines
4.4 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
// Copyright (c) 2021 Nuvoton Technology tomer.maimon@nuvoton.com
|
||
|
|
||
|
#include <dt-bindings/clock/nuvoton,npcm845-clk.h>
|
||
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
|
||
|
/ {
|
||
|
#address-cells = <2>;
|
||
|
#size-cells = <2>;
|
||
|
interrupt-parent = <&gic>;
|
||
|
|
||
|
soc {
|
||
|
#address-cells = <2>;
|
||
|
#size-cells = <2>;
|
||
|
compatible = "simple-bus";
|
||
|
interrupt-parent = <&gic>;
|
||
|
ranges;
|
||
|
|
||
|
gcr: system-controller@f0800000 {
|
||
|
compatible = "nuvoton,npcm845-gcr", "syscon";
|
||
|
reg = <0x0 0xf0800000 0x0 0x1000>;
|
||
|
};
|
||
|
|
||
|
gic: interrupt-controller@dfff9000 {
|
||
|
compatible = "arm,gic-400";
|
||
|
reg = <0x0 0xdfff9000 0x0 0x1000>,
|
||
|
<0x0 0xdfffa000 0x0 0x2000>,
|
||
|
<0x0 0xdfffc000 0x0 0x2000>,
|
||
|
<0x0 0xdfffe000 0x0 0x2000>;
|
||
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
||
|
#interrupt-cells = <3>;
|
||
|
interrupt-controller;
|
||
|
#address-cells = <0>;
|
||
|
ppi-partitions {
|
||
|
ppi_cluster0: interrupt-partition-0 {
|
||
|
affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
|
||
|
};
|
||
|
};
|
||
|
};
|
||
|
};
|
||
|
|
||
|
ahb {
|
||
|
#address-cells = <2>;
|
||
|
#size-cells = <2>;
|
||
|
compatible = "simple-bus";
|
||
|
interrupt-parent = <&gic>;
|
||
|
ranges;
|
||
|
|
||
|
rstc: reset-controller@f0801000 {
|
||
|
compatible = "nuvoton,npcm845-reset";
|
||
|
reg = <0x0 0xf0801000 0x0 0x78>;
|
||
|
#reset-cells = <2>;
|
||
|
nuvoton,sysgcr = <&gcr>;
|
||
|
};
|
||
|
|
||
|
clk: clock-controller@f0801000 {
|
||
|
compatible = "nuvoton,npcm845-clk";
|
||
|
#clock-cells = <1>;
|
||
|
reg = <0x0 0xf0801000 0x0 0x1000>;
|
||
|
};
|
||
|
|
||
|
apb {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
compatible = "simple-bus";
|
||
|
interrupt-parent = <&gic>;
|
||
|
ranges = <0x0 0x0 0xf0000000 0x00300000>,
|
||
|
<0xfff00000 0x0 0xfff00000 0x00016000>;
|
||
|
|
||
|
timer0: timer@8000 {
|
||
|
compatible = "nuvoton,npcm845-timer";
|
||
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg = <0x8000 0x1C>;
|
||
|
clocks = <&clk NPCM8XX_CLK_REFCLK>;
|
||
|
clock-names = "refclk";
|
||
|
};
|
||
|
|
||
|
serial0: serial@0 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x0 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
serial1: serial@1000 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x1000 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
serial2: serial@2000 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x2000 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
serial3: serial@3000 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x3000 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
serial4: serial@4000 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x4000 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
serial5: serial@5000 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x5000 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
serial6: serial@6000 {
|
||
|
compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
|
||
|
reg = <0x6000 0x1000>;
|
||
|
clocks = <&clk NPCM8XX_CLK_UART>;
|
||
|
interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg-shift = <2>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
watchdog0: watchdog@801c {
|
||
|
compatible = "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt";
|
||
|
interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg = <0x801c 0x4>;
|
||
|
status = "disabled";
|
||
|
clocks = <&clk NPCM8XX_CLK_REFCLK>;
|
||
|
syscon = <&gcr>;
|
||
|
};
|
||
|
|
||
|
watchdog1: watchdog@901c {
|
||
|
compatible = "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt";
|
||
|
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg = <0x901c 0x4>;
|
||
|
status = "disabled";
|
||
|
clocks = <&clk NPCM8XX_CLK_REFCLK>;
|
||
|
syscon = <&gcr>;
|
||
|
};
|
||
|
|
||
|
watchdog2: watchdog@a01c {
|
||
|
compatible = "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt";
|
||
|
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
reg = <0xa01c 0x4>;
|
||
|
status = "disabled";
|
||
|
clocks = <&clk NPCM8XX_CLK_REFCLK>;
|
||
|
syscon = <&gcr>;
|
||
|
};
|
||
|
};
|
||
|
};
|
||
|
};
|