129 lines
2.9 KiB
Plaintext
129 lines
2.9 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* Device Tree Source for the HiHope RZ/G2H Rev.4.0 and
|
||
|
|
* HiHope RZ/G2[MN] Rev.3.0/4.0 main board common parts
|
||
|
|
*
|
||
|
|
* Copyright (C) 2020 Renesas Electronics Corp.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
#include "hihope-common.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
audio_clkout: audio-clkout {
|
||
|
|
/*
|
||
|
|
* This is same as <&rcar_sound 0>
|
||
|
|
* but needed to avoid cs2000/rcar_sound probe dead-lock
|
||
|
|
*/
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <12288000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
wlan_en_reg: regulator-wlan_en {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
regulator-name = "wlan-en-regulator";
|
||
|
|
regulator-min-microvolt = <1800000>;
|
||
|
|
regulator-max-microvolt = <1800000>;
|
||
|
|
startup-delay-us = <70000>;
|
||
|
|
|
||
|
|
gpio = <&gpio4 6 GPIO_ACTIVE_HIGH>;
|
||
|
|
enable-active-high;
|
||
|
|
};
|
||
|
|
|
||
|
|
x1801_clk: x1801-clock {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <24576000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&hscif0 {
|
||
|
|
bluetooth {
|
||
|
|
compatible = "ti,wl1837-st";
|
||
|
|
enable-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&i2c2 {
|
||
|
|
pinctrl-0 = <&i2c2_pins>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
cs2000: clk_multiplier@4f {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "cirrus,cs2000-cp";
|
||
|
|
reg = <0x4f>;
|
||
|
|
clocks = <&audio_clkout>, <&x1801_clk>;
|
||
|
|
clock-names = "clk_in", "ref_clk";
|
||
|
|
|
||
|
|
assigned-clocks = <&cs2000>;
|
||
|
|
assigned-clock-rates = <24576000>; /* 1/1 divide */
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&pfc {
|
||
|
|
i2c2_pins: i2c2 {
|
||
|
|
groups = "i2c2_a";
|
||
|
|
function = "i2c2";
|
||
|
|
};
|
||
|
|
|
||
|
|
sound_clk_pins: sound_clk {
|
||
|
|
groups = "audio_clk_a_a", "audio_clk_b_a", "audio_clkout_a";
|
||
|
|
function = "audio_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
sound_pins: sound {
|
||
|
|
groups = "ssi01239_ctrl", "ssi0_data", "ssi1_data_a";
|
||
|
|
function = "ssi";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&rcar_sound {
|
||
|
|
pinctrl-0 = <&sound_pins>, <&sound_clk_pins>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
/* Single DAI */
|
||
|
|
#sound-dai-cells = <0>;
|
||
|
|
|
||
|
|
/* audio_clkout0/1/2/3 */
|
||
|
|
#clock-cells = <1>;
|
||
|
|
clock-frequency = <12288000 11289600>;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Update <audio_clk_b> to <cs2000>
|
||
|
|
* Switch SW2404 should be at position 1 so that clock from
|
||
|
|
* CS2000 is connected to AUDIO_CLKB_A
|
||
|
|
*/
|
||
|
|
clocks = <&cpg CPG_MOD 1005>,
|
||
|
|
<&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
|
||
|
|
<&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
|
||
|
|
<&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
|
||
|
|
<&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
|
||
|
|
<&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
|
||
|
|
<&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
|
||
|
|
<&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
|
||
|
|
<&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
|
||
|
|
<&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
|
||
|
|
<&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
|
||
|
|
<&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
|
||
|
|
<&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
|
||
|
|
<&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
|
||
|
|
<&audio_clk_a>, <&cs2000>,
|
||
|
|
<&audio_clk_c>,
|
||
|
|
<&cpg CPG_CORE CPG_AUDIO_CLK_I>;
|
||
|
|
|
||
|
|
rsnd_port: port {
|
||
|
|
rsnd_endpoint: endpoint {
|
||
|
|
remote-endpoint = <&dw_hdmi0_snd_in>;
|
||
|
|
|
||
|
|
dai-format = "i2s";
|
||
|
|
bitclock-master = <&rsnd_endpoint>;
|
||
|
|
frame-master = <&rsnd_endpoint>;
|
||
|
|
|
||
|
|
playback = <&ssi2>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|