356 lines
11 KiB
C
356 lines
11 KiB
C
|
/*
|
||
|
|
* Copyright 2019 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/firmware.h>
|
||
|
|
#include <linux/module.h>
|
||
|
|
#include "amdgpu.h"
|
||
|
|
#include "amdgpu_psp.h"
|
||
|
|
#include "amdgpu_ucode.h"
|
||
|
|
#include "soc15_common.h"
|
||
|
|
#include "psp_v12_0.h"
|
||
|
|
|
||
|
|
#include "mp/mp_12_0_0_offset.h"
|
||
|
|
#include "mp/mp_12_0_0_sh_mask.h"
|
||
|
|
#include "gc/gc_9_0_offset.h"
|
||
|
|
#include "sdma0/sdma0_4_0_offset.h"
|
||
|
|
#include "nbio/nbio_7_4_offset.h"
|
||
|
|
|
||
|
|
#include "oss/osssys_4_0_offset.h"
|
||
|
|
#include "oss/osssys_4_0_sh_mask.h"
|
||
|
|
|
||
|
|
MODULE_FIRMWARE("amdgpu/renoir_asd.bin");
|
||
|
|
MODULE_FIRMWARE("amdgpu/renoir_ta.bin");
|
||
|
|
MODULE_FIRMWARE("amdgpu/green_sardine_asd.bin");
|
||
|
|
MODULE_FIRMWARE("amdgpu/green_sardine_ta.bin");
|
||
|
|
|
||
|
|
/* address block */
|
||
|
|
#define smnMP1_FIRMWARE_FLAGS 0x3010024
|
||
|
|
|
||
|
|
static int psp_v12_0_init_microcode(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
char ucode_prefix[30];
|
||
|
|
int err = 0;
|
||
|
|
DRM_DEBUG("\n");
|
||
|
|
|
||
|
|
amdgpu_ucode_ip_version_decode(adev, MP0_HWIP, ucode_prefix, sizeof(ucode_prefix));
|
||
|
|
|
||
|
|
err = psp_init_asd_microcode(psp, ucode_prefix);
|
||
|
|
if (err)
|
||
|
|
return err;
|
||
|
|
|
||
|
|
err = psp_init_ta_microcode(psp, ucode_prefix);
|
||
|
|
if (err)
|
||
|
|
return err;
|
||
|
|
|
||
|
|
/* only supported on renoir */
|
||
|
|
if (!(adev->apu_flags & AMD_APU_IS_RENOIR))
|
||
|
|
adev->psp.securedisplay_context.context.bin_desc.size_bytes = 0;
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int psp_v12_0_bootloader_load_sysdrv(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
int ret;
|
||
|
|
uint32_t psp_gfxdrv_command_reg = 0;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
uint32_t sol_reg;
|
||
|
|
|
||
|
|
/* Check sOS sign of life register to confirm sys driver and sOS
|
||
|
|
* are already been loaded.
|
||
|
|
*/
|
||
|
|
sol_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81);
|
||
|
|
if (sol_reg)
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
/* Wait for bootloader to signify that is ready having bit 31 of C2PMSG_35 set to 1 */
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_35),
|
||
|
|
0x80000000, 0x80000000, false);
|
||
|
|
if (ret)
|
||
|
|
return ret;
|
||
|
|
|
||
|
|
/* Copy PSP System Driver binary to memory */
|
||
|
|
psp_copy_fw(psp, psp->sys.start_addr, psp->sys.size_bytes);
|
||
|
|
|
||
|
|
/* Provide the sys driver to bootloader */
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_36,
|
||
|
|
(uint32_t)(psp->fw_pri_mc_addr >> 20));
|
||
|
|
psp_gfxdrv_command_reg = 1 << 16;
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_35,
|
||
|
|
psp_gfxdrv_command_reg);
|
||
|
|
|
||
|
|
/* there might be handshake issue with hardware which needs delay */
|
||
|
|
mdelay(20);
|
||
|
|
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_35),
|
||
|
|
0x80000000, 0x80000000, false);
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int psp_v12_0_bootloader_load_sos(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
int ret;
|
||
|
|
unsigned int psp_gfxdrv_command_reg = 0;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
uint32_t sol_reg;
|
||
|
|
|
||
|
|
/* Check sOS sign of life register to confirm sys driver and sOS
|
||
|
|
* are already been loaded.
|
||
|
|
*/
|
||
|
|
sol_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81);
|
||
|
|
if (sol_reg)
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
/* Wait for bootloader to signify that is ready having bit 31 of C2PMSG_35 set to 1 */
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_35),
|
||
|
|
0x80000000, 0x80000000, false);
|
||
|
|
if (ret)
|
||
|
|
return ret;
|
||
|
|
|
||
|
|
/* Copy Secure OS binary to PSP memory */
|
||
|
|
psp_copy_fw(psp, psp->sos.start_addr, psp->sos.size_bytes);
|
||
|
|
|
||
|
|
/* Provide the PSP secure OS to bootloader */
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_36,
|
||
|
|
(uint32_t)(psp->fw_pri_mc_addr >> 20));
|
||
|
|
psp_gfxdrv_command_reg = 2 << 16;
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_35,
|
||
|
|
psp_gfxdrv_command_reg);
|
||
|
|
|
||
|
|
/* there might be handshake issue with hardware which needs delay */
|
||
|
|
mdelay(20);
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_81),
|
||
|
|
RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81),
|
||
|
|
0, true);
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void psp_v12_0_reroute_ih(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
uint32_t tmp;
|
||
|
|
|
||
|
|
/* Change IH ring for VMC */
|
||
|
|
tmp = REG_SET_FIELD(0, IH_CLIENT_CFG_DATA, CREDIT_RETURN_ADDR, 0x1244b);
|
||
|
|
tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, CLIENT_TYPE, 1);
|
||
|
|
tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, RING_ID, 1);
|
||
|
|
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, 3);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, tmp);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, GFX_CTRL_CMD_ID_GBR_IH_SET);
|
||
|
|
|
||
|
|
mdelay(20);
|
||
|
|
psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
|
||
|
|
0x80000000, 0x8000FFFF, false);
|
||
|
|
|
||
|
|
/* Change IH ring for UMC */
|
||
|
|
tmp = REG_SET_FIELD(0, IH_CLIENT_CFG_DATA, CREDIT_RETURN_ADDR, 0x1216b);
|
||
|
|
tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, RING_ID, 1);
|
||
|
|
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, 4);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, tmp);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, GFX_CTRL_CMD_ID_GBR_IH_SET);
|
||
|
|
|
||
|
|
mdelay(20);
|
||
|
|
psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
|
||
|
|
0x80000000, 0x8000FFFF, false);
|
||
|
|
}
|
||
|
|
|
||
|
|
static int psp_v12_0_ring_create(struct psp_context *psp,
|
||
|
|
enum psp_ring_type ring_type)
|
||
|
|
{
|
||
|
|
int ret = 0;
|
||
|
|
unsigned int psp_ring_reg = 0;
|
||
|
|
struct psp_ring *ring = &psp->km_ring;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
|
||
|
|
psp_v12_0_reroute_ih(psp);
|
||
|
|
|
||
|
|
if (amdgpu_sriov_vf(psp->adev)) {
|
||
|
|
/* Write low address of the ring to C2PMSG_102 */
|
||
|
|
psp_ring_reg = lower_32_bits(ring->ring_mem_mc_addr);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_102, psp_ring_reg);
|
||
|
|
/* Write high address of the ring to C2PMSG_103 */
|
||
|
|
psp_ring_reg = upper_32_bits(ring->ring_mem_mc_addr);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_103, psp_ring_reg);
|
||
|
|
|
||
|
|
/* Write the ring initialization command to C2PMSG_101 */
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_101,
|
||
|
|
GFX_CTRL_CMD_ID_INIT_GPCOM_RING);
|
||
|
|
|
||
|
|
/* there might be handshake issue with hardware which needs delay */
|
||
|
|
mdelay(20);
|
||
|
|
|
||
|
|
/* Wait for response flag (bit 31) in C2PMSG_101 */
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_101),
|
||
|
|
0x80000000, 0x8000FFFF, false);
|
||
|
|
|
||
|
|
} else {
|
||
|
|
/* Write low address of the ring to C2PMSG_69 */
|
||
|
|
psp_ring_reg = lower_32_bits(ring->ring_mem_mc_addr);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, psp_ring_reg);
|
||
|
|
/* Write high address of the ring to C2PMSG_70 */
|
||
|
|
psp_ring_reg = upper_32_bits(ring->ring_mem_mc_addr);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, psp_ring_reg);
|
||
|
|
/* Write size of ring to C2PMSG_71 */
|
||
|
|
psp_ring_reg = ring->ring_size;
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_71, psp_ring_reg);
|
||
|
|
/* Write the ring initialization command to C2PMSG_64 */
|
||
|
|
psp_ring_reg = ring_type;
|
||
|
|
psp_ring_reg = psp_ring_reg << 16;
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, psp_ring_reg);
|
||
|
|
|
||
|
|
/* there might be handshake issue with hardware which needs delay */
|
||
|
|
mdelay(20);
|
||
|
|
|
||
|
|
/* Wait for response flag (bit 31) in C2PMSG_64 */
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
|
||
|
|
0x80000000, 0x8000FFFF, false);
|
||
|
|
}
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int psp_v12_0_ring_stop(struct psp_context *psp,
|
||
|
|
enum psp_ring_type ring_type)
|
||
|
|
{
|
||
|
|
int ret = 0;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
|
||
|
|
/* Write the ring destroy command*/
|
||
|
|
if (amdgpu_sriov_vf(adev))
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_101,
|
||
|
|
GFX_CTRL_CMD_ID_DESTROY_GPCOM_RING);
|
||
|
|
else
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64,
|
||
|
|
GFX_CTRL_CMD_ID_DESTROY_RINGS);
|
||
|
|
|
||
|
|
/* there might be handshake issue with hardware which needs delay */
|
||
|
|
mdelay(20);
|
||
|
|
|
||
|
|
/* Wait for response flag (bit 31) */
|
||
|
|
if (amdgpu_sriov_vf(adev))
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_101),
|
||
|
|
0x80000000, 0x80000000, false);
|
||
|
|
else
|
||
|
|
ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
|
||
|
|
0x80000000, 0x80000000, false);
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int psp_v12_0_ring_destroy(struct psp_context *psp,
|
||
|
|
enum psp_ring_type ring_type)
|
||
|
|
{
|
||
|
|
int ret = 0;
|
||
|
|
struct psp_ring *ring = &psp->km_ring;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
|
||
|
|
ret = psp_v12_0_ring_stop(psp, ring_type);
|
||
|
|
if (ret)
|
||
|
|
DRM_ERROR("Fail to stop psp ring\n");
|
||
|
|
|
||
|
|
amdgpu_bo_free_kernel(&adev->firmware.rbuf,
|
||
|
|
&ring->ring_mem_mc_addr,
|
||
|
|
(void **)&ring->ring_mem);
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int psp_v12_0_mode1_reset(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
int ret;
|
||
|
|
uint32_t offset;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
|
||
|
|
offset = SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64);
|
||
|
|
|
||
|
|
ret = psp_wait_for(psp, offset, 0x80000000, 0x8000FFFF, false);
|
||
|
|
|
||
|
|
if (ret) {
|
||
|
|
DRM_INFO("psp is not working correctly before mode1 reset!\n");
|
||
|
|
return -EINVAL;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*send the mode 1 reset command*/
|
||
|
|
WREG32(offset, GFX_CTRL_CMD_ID_MODE1_RST);
|
||
|
|
|
||
|
|
msleep(500);
|
||
|
|
|
||
|
|
offset = SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_33);
|
||
|
|
|
||
|
|
ret = psp_wait_for(psp, offset, 0x80000000, 0x80000000, false);
|
||
|
|
|
||
|
|
if (ret) {
|
||
|
|
DRM_INFO("psp mode 1 reset failed!\n");
|
||
|
|
return -EINVAL;
|
||
|
|
}
|
||
|
|
|
||
|
|
DRM_INFO("psp mode1 reset succeed \n");
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static uint32_t psp_v12_0_ring_get_wptr(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
uint32_t data;
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
|
||
|
|
if (amdgpu_sriov_vf(adev))
|
||
|
|
data = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_102);
|
||
|
|
else
|
||
|
|
data = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67);
|
||
|
|
|
||
|
|
return data;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void psp_v12_0_ring_set_wptr(struct psp_context *psp, uint32_t value)
|
||
|
|
{
|
||
|
|
struct amdgpu_device *adev = psp->adev;
|
||
|
|
|
||
|
|
if (amdgpu_sriov_vf(adev)) {
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_102, value);
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_101, GFX_CTRL_CMD_ID_CONSUME_CMD);
|
||
|
|
} else
|
||
|
|
WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67, value);
|
||
|
|
}
|
||
|
|
|
||
|
|
static const struct psp_funcs psp_v12_0_funcs = {
|
||
|
|
.init_microcode = psp_v12_0_init_microcode,
|
||
|
|
.bootloader_load_sysdrv = psp_v12_0_bootloader_load_sysdrv,
|
||
|
|
.bootloader_load_sos = psp_v12_0_bootloader_load_sos,
|
||
|
|
.ring_create = psp_v12_0_ring_create,
|
||
|
|
.ring_stop = psp_v12_0_ring_stop,
|
||
|
|
.ring_destroy = psp_v12_0_ring_destroy,
|
||
|
|
.mode1_reset = psp_v12_0_mode1_reset,
|
||
|
|
.ring_get_wptr = psp_v12_0_ring_get_wptr,
|
||
|
|
.ring_set_wptr = psp_v12_0_ring_set_wptr,
|
||
|
|
};
|
||
|
|
|
||
|
|
void psp_v12_0_set_psp_funcs(struct psp_context *psp)
|
||
|
|
{
|
||
|
|
psp->funcs = &psp_v12_0_funcs;
|
||
|
|
}
|