1068 lines
36 KiB
C
1068 lines
36 KiB
C
|
// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2015-2017 Intel Deutschland GmbH
|
||
|
|
* Copyright (C) 2018-2022 Intel Corporation
|
||
|
|
*/
|
||
|
|
#include <linux/module.h>
|
||
|
|
#include <linux/stringify.h>
|
||
|
|
#include "iwl-config.h"
|
||
|
|
#include "iwl-prph.h"
|
||
|
|
#include "fw/api/txq.h"
|
||
|
|
|
||
|
|
/* Highest firmware API version supported */
|
||
|
|
#define IWL_22000_UCODE_API_MAX 74
|
||
|
|
|
||
|
|
/* Lowest firmware API version supported */
|
||
|
|
#define IWL_22000_UCODE_API_MIN 39
|
||
|
|
|
||
|
|
/* NVM versions */
|
||
|
|
#define IWL_22000_NVM_VERSION 0x0a1d
|
||
|
|
|
||
|
|
/* Memory offsets and lengths */
|
||
|
|
#define IWL_22000_DCCM_OFFSET 0x800000 /* LMAC1 */
|
||
|
|
#define IWL_22000_DCCM_LEN 0x10000 /* LMAC1 */
|
||
|
|
#define IWL_22000_DCCM2_OFFSET 0x880000
|
||
|
|
#define IWL_22000_DCCM2_LEN 0x8000
|
||
|
|
#define IWL_22000_SMEM_OFFSET 0x400000
|
||
|
|
#define IWL_22000_SMEM_LEN 0xD0000
|
||
|
|
|
||
|
|
#define IWL_QU_B_HR_B_FW_PRE "iwlwifi-Qu-b0-hr-b0-"
|
||
|
|
#define IWL_QNJ_B_HR_B_FW_PRE "iwlwifi-QuQnj-b0-hr-b0-"
|
||
|
|
#define IWL_QU_C_HR_B_FW_PRE "iwlwifi-Qu-c0-hr-b0-"
|
||
|
|
#define IWL_QU_B_JF_B_FW_PRE "iwlwifi-Qu-b0-jf-b0-"
|
||
|
|
#define IWL_QU_C_JF_B_FW_PRE "iwlwifi-Qu-c0-jf-b0-"
|
||
|
|
#define IWL_QUZ_A_HR_B_FW_PRE "iwlwifi-QuZ-a0-hr-b0-"
|
||
|
|
#define IWL_QUZ_A_JF_B_FW_PRE "iwlwifi-QuZ-a0-jf-b0-"
|
||
|
|
#define IWL_QNJ_B_JF_B_FW_PRE "iwlwifi-QuQnj-b0-jf-b0-"
|
||
|
|
#define IWL_CC_A_FW_PRE "iwlwifi-cc-a0-"
|
||
|
|
#define IWL_SO_A_JF_B_FW_PRE "iwlwifi-so-a0-jf-b0-"
|
||
|
|
#define IWL_SO_A_HR_B_FW_PRE "iwlwifi-so-a0-hr-b0-"
|
||
|
|
#define IWL_SO_A_GF_A_FW_PRE "iwlwifi-so-a0-gf-a0-"
|
||
|
|
#define IWL_TY_A_GF_A_FW_PRE "iwlwifi-ty-a0-gf-a0-"
|
||
|
|
#define IWL_SO_A_GF4_A_FW_PRE "iwlwifi-so-a0-gf4-a0-"
|
||
|
|
#define IWL_SO_A_MR_A_FW_PRE "iwlwifi-so-a0-mr-a0-"
|
||
|
|
#define IWL_SNJ_A_GF4_A_FW_PRE "iwlwifi-SoSnj-a0-gf4-a0-"
|
||
|
|
#define IWL_SNJ_A_GF_A_FW_PRE "iwlwifi-SoSnj-a0-gf-a0-"
|
||
|
|
#define IWL_SNJ_A_HR_B_FW_PRE "iwlwifi-SoSnj-a0-hr-b0-"
|
||
|
|
#define IWL_SNJ_A_JF_B_FW_PRE "iwlwifi-SoSnj-a0-jf-b0-"
|
||
|
|
#define IWL_MA_A_HR_B_FW_PRE "iwlwifi-ma-a0-hr-b0-"
|
||
|
|
#define IWL_MA_A_GF_A_FW_PRE "iwlwifi-ma-a0-gf-a0-"
|
||
|
|
#define IWL_MA_A_GF4_A_FW_PRE "iwlwifi-ma-a0-gf4-a0-"
|
||
|
|
#define IWL_MA_A_MR_A_FW_PRE "iwlwifi-ma-a0-mr-a0-"
|
||
|
|
#define IWL_MA_A_FM_A_FW_PRE "iwlwifi-ma-a0-fm-a0-"
|
||
|
|
#define IWL_SNJ_A_MR_A_FW_PRE "iwlwifi-SoSnj-a0-mr-a0-"
|
||
|
|
#define IWL_BZ_A_HR_B_FW_PRE "iwlwifi-bz-a0-hr-b0-"
|
||
|
|
#define IWL_BZ_A_GF_A_FW_PRE "iwlwifi-bz-a0-gf-a0-"
|
||
|
|
#define IWL_BZ_A_GF4_A_FW_PRE "iwlwifi-bz-a0-gf4-a0-"
|
||
|
|
#define IWL_BZ_A_MR_A_FW_PRE "iwlwifi-bz-a0-mr-a0-"
|
||
|
|
#define IWL_BZ_A_FM_A_FW_PRE "iwlwifi-bz-a0-fm-a0-"
|
||
|
|
#define IWL_BZ_A_FM4_A_FW_PRE "iwlwifi-bz-a0-fm4-a0-"
|
||
|
|
#define IWL_GL_A_FM_A_FW_PRE "iwlwifi-gl-a0-fm-a0-"
|
||
|
|
#define IWL_GL_B_FM_B_FW_PRE "iwlwifi-gl-b0-fm-b0-"
|
||
|
|
#define IWL_BZ_Z_GF_A_FW_PRE "iwlwifi-bz-z0-gf-a0-"
|
||
|
|
#define IWL_BNJ_A_FM_A_FW_PRE "iwlwifi-BzBnj-a0-fm-a0-"
|
||
|
|
#define IWL_BNJ_A_FM4_A_FW_PRE "iwlwifi-BzBnj-a0-fm4-a0-"
|
||
|
|
#define IWL_BNJ_A_GF_A_FW_PRE "iwlwifi-BzBnj-a0-gf-a0-"
|
||
|
|
#define IWL_BNJ_A_GF4_A_FW_PRE "iwlwifi-BzBnj-a0-gf4-a0-"
|
||
|
|
#define IWL_BNJ_A_HR_B_FW_PRE "iwlwifi-BzBnj-a0-hr-b0-"
|
||
|
|
#define IWL_BNJ_B_FM_B_FW_PRE "iwlwifi-BzBnj-b0-fm-b0-"
|
||
|
|
|
||
|
|
|
||
|
|
#define IWL_QU_B_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QU_B_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_QNJ_B_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QNJ_B_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_QUZ_A_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QUZ_A_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_QUZ_A_JF_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QUZ_A_JF_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_QU_C_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QU_C_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_QU_B_JF_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QU_B_JF_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_QNJ_B_JF_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_QNJ_B_JF_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_CC_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_CC_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SO_A_JF_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SO_A_JF_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SO_A_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SO_A_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SO_A_GF_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SO_A_GF_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_TY_A_GF_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_TY_A_GF_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SNJ_A_GF4_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SNJ_A_GF4_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SNJ_A_GF_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SNJ_A_GF_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SNJ_A_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SNJ_A_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SNJ_A_JF_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SNJ_A_JF_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_MA_A_HR_B_FW_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_MA_A_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_MA_A_GF_A_FW_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_MA_A_GF_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_MA_A_GF4_A_FW_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_MA_A_GF4_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_MA_A_MR_A_FW_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_MA_A_MR_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_MA_A_FM_A_FW_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_MA_A_FM_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_SNJ_A_MR_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_SNJ_A_MR_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BZ_A_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BZ_A_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BZ_A_GF_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BZ_A_GF_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BZ_A_GF4_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BZ_A_GF4_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BZ_A_MR_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BZ_A_MR_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BZ_A_FM_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BZ_A_FM_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BZ_A_FM4_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BZ_A_FM4_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_GL_A_FM_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_GL_A_FM_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_GL_B_FM_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_GL_B_FM_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BNJ_A_FM_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BNJ_A_FM_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BNJ_A_FM4_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BNJ_A_FM4_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BNJ_A_GF_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BNJ_A_GF_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BNJ_A_GF4_A_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BNJ_A_GF4_A_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BNJ_A_HR_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BNJ_A_HR_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
#define IWL_BNJ_B_FM_B_MODULE_FIRMWARE(api) \
|
||
|
|
IWL_BNJ_B_FM_B_FW_PRE __stringify(api) ".ucode"
|
||
|
|
|
||
|
|
static const struct iwl_base_params iwl_22000_base_params = {
|
||
|
|
.eeprom_size = OTP_LOW_IMAGE_SIZE_32K,
|
||
|
|
.num_of_queues = 512,
|
||
|
|
.max_tfd_queue_size = 256,
|
||
|
|
.shadow_ram_support = true,
|
||
|
|
.led_compensation = 57,
|
||
|
|
.wd_timeout = IWL_LONG_WD_TIMEOUT,
|
||
|
|
.max_event_log_size = 512,
|
||
|
|
.shadow_reg_enable = true,
|
||
|
|
.pcie_l1_allowed = true,
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct iwl_base_params iwl_ax210_base_params = {
|
||
|
|
.eeprom_size = OTP_LOW_IMAGE_SIZE_32K,
|
||
|
|
.num_of_queues = 512,
|
||
|
|
.max_tfd_queue_size = 65536,
|
||
|
|
.shadow_ram_support = true,
|
||
|
|
.led_compensation = 57,
|
||
|
|
.wd_timeout = IWL_LONG_WD_TIMEOUT,
|
||
|
|
.max_event_log_size = 512,
|
||
|
|
.shadow_reg_enable = true,
|
||
|
|
.pcie_l1_allowed = true,
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct iwl_ht_params iwl_22000_ht_params = {
|
||
|
|
.stbc = true,
|
||
|
|
.ldpc = true,
|
||
|
|
.ht40_bands = BIT(NL80211_BAND_2GHZ) | BIT(NL80211_BAND_5GHZ) |
|
||
|
|
BIT(NL80211_BAND_6GHZ),
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct iwl_ht_params iwl_gl_a_ht_params = {
|
||
|
|
.stbc = false, /* we explicitly disable STBC for GL step A */
|
||
|
|
.ldpc = true,
|
||
|
|
.ht40_bands = BIT(NL80211_BAND_2GHZ) | BIT(NL80211_BAND_5GHZ) |
|
||
|
|
BIT(NL80211_BAND_6GHZ),
|
||
|
|
};
|
||
|
|
|
||
|
|
#define IWL_DEVICE_22000_COMMON \
|
||
|
|
.ucode_api_max = IWL_22000_UCODE_API_MAX, \
|
||
|
|
.ucode_api_min = IWL_22000_UCODE_API_MIN, \
|
||
|
|
.led_mode = IWL_LED_RF_STATE, \
|
||
|
|
.nvm_hw_section_num = 10, \
|
||
|
|
.non_shared_ant = ANT_B, \
|
||
|
|
.dccm_offset = IWL_22000_DCCM_OFFSET, \
|
||
|
|
.dccm_len = IWL_22000_DCCM_LEN, \
|
||
|
|
.dccm2_offset = IWL_22000_DCCM2_OFFSET, \
|
||
|
|
.dccm2_len = IWL_22000_DCCM2_LEN, \
|
||
|
|
.smem_offset = IWL_22000_SMEM_OFFSET, \
|
||
|
|
.smem_len = IWL_22000_SMEM_LEN, \
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM, \
|
||
|
|
.apmg_not_supported = true, \
|
||
|
|
.trans.mq_rx_supported = true, \
|
||
|
|
.vht_mu_mimo_supported = true, \
|
||
|
|
.mac_addr_from_csr = 0x380, \
|
||
|
|
.ht_params = &iwl_22000_ht_params, \
|
||
|
|
.nvm_ver = IWL_22000_NVM_VERSION, \
|
||
|
|
.trans.use_tfh = true, \
|
||
|
|
.trans.rf_id = true, \
|
||
|
|
.trans.gen2 = true, \
|
||
|
|
.nvm_type = IWL_NVM_EXT, \
|
||
|
|
.dbgc_supported = true, \
|
||
|
|
.min_umac_error_event_table = 0x400000, \
|
||
|
|
.d3_debug_data_base_addr = 0x401000, \
|
||
|
|
.d3_debug_data_length = 60 * 1024, \
|
||
|
|
.mon_smem_regs = { \
|
||
|
|
.write_ptr = { \
|
||
|
|
.addr = LDBG_M2S_BUF_WPTR, \
|
||
|
|
.mask = LDBG_M2S_BUF_WPTR_VAL_MSK, \
|
||
|
|
}, \
|
||
|
|
.cycle_cnt = { \
|
||
|
|
.addr = LDBG_M2S_BUF_WRAP_CNT, \
|
||
|
|
.mask = LDBG_M2S_BUF_WRAP_CNT_VAL_MSK, \
|
||
|
|
}, \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define IWL_DEVICE_22500 \
|
||
|
|
IWL_DEVICE_22000_COMMON, \
|
||
|
|
.trans.device_family = IWL_DEVICE_FAMILY_22000, \
|
||
|
|
.trans.base_params = &iwl_22000_base_params, \
|
||
|
|
.gp2_reg_addr = 0xa02c68, \
|
||
|
|
.mon_dram_regs = { \
|
||
|
|
.write_ptr = { \
|
||
|
|
.addr = MON_BUFF_WRPTR_VER2, \
|
||
|
|
.mask = 0xffffffff, \
|
||
|
|
}, \
|
||
|
|
.cycle_cnt = { \
|
||
|
|
.addr = MON_BUFF_CYCLE_CNT_VER2, \
|
||
|
|
.mask = 0xffffffff, \
|
||
|
|
}, \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define IWL_DEVICE_AX210 \
|
||
|
|
IWL_DEVICE_22000_COMMON, \
|
||
|
|
.trans.umac_prph_offset = 0x300000, \
|
||
|
|
.trans.device_family = IWL_DEVICE_FAMILY_AX210, \
|
||
|
|
.trans.base_params = &iwl_ax210_base_params, \
|
||
|
|
.min_txq_size = 128, \
|
||
|
|
.gp2_reg_addr = 0xd02c68, \
|
||
|
|
.min_ba_txq_size = IWL_DEFAULT_QUEUE_SIZE_HE, \
|
||
|
|
.mon_dram_regs = { \
|
||
|
|
.write_ptr = { \
|
||
|
|
.addr = DBGC_CUR_DBGBUF_STATUS, \
|
||
|
|
.mask = DBGC_CUR_DBGBUF_STATUS_OFFSET_MSK, \
|
||
|
|
}, \
|
||
|
|
.cycle_cnt = { \
|
||
|
|
.addr = DBGC_DBGBUF_WRAP_AROUND, \
|
||
|
|
.mask = 0xffffffff, \
|
||
|
|
}, \
|
||
|
|
.cur_frag = { \
|
||
|
|
.addr = DBGC_CUR_DBGBUF_STATUS, \
|
||
|
|
.mask = DBGC_CUR_DBGBUF_STATUS_IDX_MSK, \
|
||
|
|
}, \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define IWL_DEVICE_BZ_COMMON \
|
||
|
|
.ucode_api_max = IWL_22000_UCODE_API_MAX, \
|
||
|
|
.ucode_api_min = IWL_22000_UCODE_API_MIN, \
|
||
|
|
.led_mode = IWL_LED_RF_STATE, \
|
||
|
|
.nvm_hw_section_num = 10, \
|
||
|
|
.non_shared_ant = ANT_B, \
|
||
|
|
.dccm_offset = IWL_22000_DCCM_OFFSET, \
|
||
|
|
.dccm_len = IWL_22000_DCCM_LEN, \
|
||
|
|
.dccm2_offset = IWL_22000_DCCM2_OFFSET, \
|
||
|
|
.dccm2_len = IWL_22000_DCCM2_LEN, \
|
||
|
|
.smem_offset = IWL_22000_SMEM_OFFSET, \
|
||
|
|
.smem_len = IWL_22000_SMEM_LEN, \
|
||
|
|
.apmg_not_supported = true, \
|
||
|
|
.trans.mq_rx_supported = true, \
|
||
|
|
.vht_mu_mimo_supported = true, \
|
||
|
|
.mac_addr_from_csr = 0x30, \
|
||
|
|
.nvm_ver = IWL_22000_NVM_VERSION, \
|
||
|
|
.trans.use_tfh = true, \
|
||
|
|
.trans.rf_id = true, \
|
||
|
|
.trans.gen2 = true, \
|
||
|
|
.nvm_type = IWL_NVM_EXT, \
|
||
|
|
.dbgc_supported = true, \
|
||
|
|
.min_umac_error_event_table = 0x400000, \
|
||
|
|
.d3_debug_data_base_addr = 0x401000, \
|
||
|
|
.d3_debug_data_length = 60 * 1024, \
|
||
|
|
.mon_smem_regs = { \
|
||
|
|
.write_ptr = { \
|
||
|
|
.addr = LDBG_M2S_BUF_WPTR, \
|
||
|
|
.mask = LDBG_M2S_BUF_WPTR_VAL_MSK, \
|
||
|
|
}, \
|
||
|
|
.cycle_cnt = { \
|
||
|
|
.addr = LDBG_M2S_BUF_WRAP_CNT, \
|
||
|
|
.mask = LDBG_M2S_BUF_WRAP_CNT_VAL_MSK, \
|
||
|
|
}, \
|
||
|
|
}, \
|
||
|
|
.trans.umac_prph_offset = 0x300000, \
|
||
|
|
.trans.device_family = IWL_DEVICE_FAMILY_BZ, \
|
||
|
|
.trans.base_params = &iwl_ax210_base_params, \
|
||
|
|
.min_txq_size = 128, \
|
||
|
|
.gp2_reg_addr = 0xd02c68, \
|
||
|
|
.min_ba_txq_size = IWL_DEFAULT_QUEUE_SIZE_EHT, \
|
||
|
|
.mon_dram_regs = { \
|
||
|
|
.write_ptr = { \
|
||
|
|
.addr = DBGC_CUR_DBGBUF_STATUS, \
|
||
|
|
.mask = DBGC_CUR_DBGBUF_STATUS_OFFSET_MSK, \
|
||
|
|
}, \
|
||
|
|
.cycle_cnt = { \
|
||
|
|
.addr = DBGC_DBGBUF_WRAP_AROUND, \
|
||
|
|
.mask = 0xffffffff, \
|
||
|
|
}, \
|
||
|
|
.cur_frag = { \
|
||
|
|
.addr = DBGC_CUR_DBGBUF_STATUS, \
|
||
|
|
.mask = DBGC_CUR_DBGBUF_STATUS_IDX_MSK, \
|
||
|
|
}, \
|
||
|
|
}, \
|
||
|
|
.mon_dbgi_regs = { \
|
||
|
|
.write_ptr = { \
|
||
|
|
.addr = DBGI_SRAM_FIFO_POINTERS, \
|
||
|
|
.mask = DBGI_SRAM_FIFO_POINTERS_WR_PTR_MSK, \
|
||
|
|
}, \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define IWL_DEVICE_BZ \
|
||
|
|
IWL_DEVICE_BZ_COMMON, \
|
||
|
|
.ht_params = &iwl_22000_ht_params
|
||
|
|
|
||
|
|
#define IWL_DEVICE_GL_A \
|
||
|
|
IWL_DEVICE_BZ_COMMON, \
|
||
|
|
.ht_params = &iwl_gl_a_ht_params
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_qnj_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_22000,
|
||
|
|
.base_params = &iwl_22000_base_params,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_qu_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_22000,
|
||
|
|
.base_params = &iwl_22000_base_params,
|
||
|
|
.integrated = true,
|
||
|
|
.xtal_latency = 500,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_200US,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_qu_medium_latency_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_22000,
|
||
|
|
.base_params = &iwl_22000_base_params,
|
||
|
|
.integrated = true,
|
||
|
|
.xtal_latency = 1820,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_1820US,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_qu_long_latency_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_22000,
|
||
|
|
.base_params = &iwl_22000_base_params,
|
||
|
|
.integrated = true,
|
||
|
|
.xtal_latency = 12000,
|
||
|
|
.low_latency_xtal = true,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_2500US,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_snj_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_AX210,
|
||
|
|
.base_params = &iwl_ax210_base_params,
|
||
|
|
.umac_prph_offset = 0x300000,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_so_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_AX210,
|
||
|
|
.base_params = &iwl_ax210_base_params,
|
||
|
|
.umac_prph_offset = 0x300000,
|
||
|
|
.integrated = true,
|
||
|
|
/* TODO: the following values need to be checked */
|
||
|
|
.xtal_latency = 500,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_200US,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_so_long_latency_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_AX210,
|
||
|
|
.base_params = &iwl_ax210_base_params,
|
||
|
|
.umac_prph_offset = 0x300000,
|
||
|
|
.integrated = true,
|
||
|
|
.low_latency_xtal = true,
|
||
|
|
.xtal_latency = 12000,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_2500US,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_so_long_latency_imr_trans_cfg = {
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_AX210,
|
||
|
|
.base_params = &iwl_ax210_base_params,
|
||
|
|
.umac_prph_offset = 0x300000,
|
||
|
|
.integrated = true,
|
||
|
|
.low_latency_xtal = true,
|
||
|
|
.xtal_latency = 12000,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_2500US,
|
||
|
|
.imr_enabled = true,
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* If the device doesn't support HE, no need to have that many buffers.
|
||
|
|
* 22000 devices can split multiple frames into a single RB, so fewer are
|
||
|
|
* needed; AX210 cannot (but use smaller RBs by default) - these sizes
|
||
|
|
* were picked according to 8 MSDUs inside 256 A-MSDUs in an A-MPDU, with
|
||
|
|
* additional overhead to account for processing time.
|
||
|
|
*/
|
||
|
|
#define IWL_NUM_RBDS_NON_HE 512
|
||
|
|
#define IWL_NUM_RBDS_22000_HE 2048
|
||
|
|
#define IWL_NUM_RBDS_AX210_HE 4096
|
||
|
|
|
||
|
|
/*
|
||
|
|
* All JF radio modules are part of the 9000 series, but the MAC part
|
||
|
|
* looks more like 22000. That's why this device is here, but called
|
||
|
|
* 9560 nevertheless.
|
||
|
|
*/
|
||
|
|
const struct iwl_cfg iwl9560_qu_b0_jf_b0_cfg = {
|
||
|
|
.fw_name_pre = IWL_QU_B_JF_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_NON_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl9560_qu_c0_jf_b0_cfg = {
|
||
|
|
.fw_name_pre = IWL_QU_C_JF_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_NON_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl9560_quz_a0_jf_b0_cfg = {
|
||
|
|
.fw_name_pre = IWL_QUZ_A_JF_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_NON_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl9560_qnj_b0_jf_b0_cfg = {
|
||
|
|
.fw_name_pre = IWL_QNJ_B_JF_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_NON_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_ax200_trans_cfg = {
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_22000,
|
||
|
|
.base_params = &iwl_22000_base_params,
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.bisr_workaround = 1,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_ma_trans_cfg = {
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_AX210,
|
||
|
|
.base_params = &iwl_ax210_base_params,
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.integrated = true,
|
||
|
|
.umac_prph_offset = 0x300000
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg_trans_params iwl_bz_trans_cfg = {
|
||
|
|
.device_family = IWL_DEVICE_FAMILY_BZ,
|
||
|
|
.base_params = &iwl_ax210_base_params,
|
||
|
|
.mq_rx_supported = true,
|
||
|
|
.use_tfh = true,
|
||
|
|
.rf_id = true,
|
||
|
|
.gen2 = true,
|
||
|
|
.integrated = true,
|
||
|
|
.umac_prph_offset = 0x300000,
|
||
|
|
.xtal_latency = 12000,
|
||
|
|
.low_latency_xtal = true,
|
||
|
|
.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_2500US,
|
||
|
|
};
|
||
|
|
|
||
|
|
const char iwl_ax101_name[] = "Intel(R) Wi-Fi 6 AX101";
|
||
|
|
const char iwl_ax200_name[] = "Intel(R) Wi-Fi 6 AX200 160MHz";
|
||
|
|
const char iwl_ax201_name[] = "Intel(R) Wi-Fi 6 AX201 160MHz";
|
||
|
|
const char iwl_ax203_name[] = "Intel(R) Wi-Fi 6 AX203";
|
||
|
|
const char iwl_ax204_name[] = "Intel(R) Wi-Fi 6 AX204 160MHz";
|
||
|
|
const char iwl_ax211_name[] = "Intel(R) Wi-Fi 6E AX211 160MHz";
|
||
|
|
const char iwl_ax221_name[] = "Intel(R) Wi-Fi 6E AX221 160MHz";
|
||
|
|
const char iwl_ax231_name[] = "Intel(R) Wi-Fi 6E AX231 160MHz";
|
||
|
|
const char iwl_ax411_name[] = "Intel(R) Wi-Fi 6E AX411 160MHz";
|
||
|
|
const char iwl_bz_name[] = "Intel(R) TBD Bz device";
|
||
|
|
|
||
|
|
const char iwl_ax200_killer_1650w_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6 AX1650w 160MHz Wireless Network Adapter (200D2W)";
|
||
|
|
const char iwl_ax200_killer_1650x_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6 AX1650x 160MHz Wireless Network Adapter (200NGW)";
|
||
|
|
const char iwl_ax201_killer_1650s_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201D2W)";
|
||
|
|
const char iwl_ax201_killer_1650i_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201NGW)";
|
||
|
|
const char iwl_ax210_killer_1675w_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6E AX1675w 160MHz Wireless Network Adapter (210D2W)";
|
||
|
|
const char iwl_ax210_killer_1675x_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6E AX1675x 160MHz Wireless Network Adapter (210NGW)";
|
||
|
|
const char iwl_ax211_killer_1675s_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6E AX1675s 160MHz Wireless Network Adapter (211NGW)";
|
||
|
|
const char iwl_ax211_killer_1675i_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6E AX1675i 160MHz Wireless Network Adapter (211NGW)";
|
||
|
|
const char iwl_ax411_killer_1690s_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6E AX1690s 160MHz Wireless Network Adapter (411D2W)";
|
||
|
|
const char iwl_ax411_killer_1690i_name[] =
|
||
|
|
"Killer(R) Wi-Fi 6E AX1690i 160MHz Wireless Network Adapter (411NGW)";
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_qu_b0_hr1_b0 = {
|
||
|
|
.fw_name_pre = IWL_QU_B_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.tx_with_siso_diversity = true,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_qu_b0_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_QU_B_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_ax201_cfg_qu_hr = {
|
||
|
|
.name = "Intel(R) Wi-Fi 6 AX201 160MHz",
|
||
|
|
.fw_name_pre = IWL_QU_B_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_qu_c0_hr1_b0 = {
|
||
|
|
.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.tx_with_siso_diversity = true,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_qu_c0_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_ax201_cfg_qu_c0_hr_b0 = {
|
||
|
|
.name = "Intel(R) Wi-Fi 6 AX201 160MHz",
|
||
|
|
.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_quz_a0_hr1_b0 = {
|
||
|
|
.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.tx_with_siso_diversity = true,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_ax201_cfg_quz_hr = {
|
||
|
|
.name = "Intel(R) Wi-Fi 6 AX201 160MHz",
|
||
|
|
.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_ax1650s_cfg_quz_hr = {
|
||
|
|
.name = "Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201D2W)",
|
||
|
|
.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_ax1650i_cfg_quz_hr = {
|
||
|
|
.name = "Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201NGW)",
|
||
|
|
.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_ax200_cfg_cc = {
|
||
|
|
.fw_name_pre = IWL_CC_A_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg killer1650s_2ax_cfg_qu_b0_hr_b0 = {
|
||
|
|
.name = "Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201NGW)",
|
||
|
|
.fw_name_pre = IWL_QU_B_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg killer1650i_2ax_cfg_qu_b0_hr_b0 = {
|
||
|
|
.name = "Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201D2W)",
|
||
|
|
.fw_name_pre = IWL_QU_B_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg killer1650s_2ax_cfg_qu_c0_hr_b0 = {
|
||
|
|
.name = "Killer(R) Wi-Fi 6 AX1650s 160MHz Wireless Network Adapter (201NGW)",
|
||
|
|
.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg killer1650i_2ax_cfg_qu_c0_hr_b0 = {
|
||
|
|
.name = "Killer(R) Wi-Fi 6 AX1650i 160MHz Wireless Network Adapter (201D2W)",
|
||
|
|
.fw_name_pre = IWL_QU_C_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_qnj_b0_hr_b0_cfg = {
|
||
|
|
.fw_name_pre = IWL_QNJ_B_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax210_2ax_cfg_so_jf_b0 = {
|
||
|
|
.name = "Intel(R) Wireless-AC 9560 160MHz",
|
||
|
|
.fw_name_pre = IWL_SO_A_JF_B_FW_PRE,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_NON_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax211_2ax_cfg_so_gf_a0 = {
|
||
|
|
.name = iwl_ax211_name,
|
||
|
|
.fw_name_pre = IWL_SO_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax211_2ax_cfg_so_gf_a0_long = {
|
||
|
|
.name = iwl_ax211_name,
|
||
|
|
.fw_name_pre = IWL_SO_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
.trans.xtal_latency = 12000,
|
||
|
|
.trans.low_latency_xtal = true,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax210_2ax_cfg_ty_gf_a0 = {
|
||
|
|
.name = "Intel(R) Wi-Fi 6 AX210 160MHz",
|
||
|
|
.fw_name_pre = IWL_TY_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax411_2ax_cfg_so_gf4_a0 = {
|
||
|
|
.name = iwl_ax411_name,
|
||
|
|
.fw_name_pre = IWL_SO_A_GF4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax411_2ax_cfg_so_gf4_a0_long = {
|
||
|
|
.name = iwl_ax411_name,
|
||
|
|
.fw_name_pre = IWL_SO_A_GF4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
.trans.xtal_latency = 12000,
|
||
|
|
.trans.low_latency_xtal = true,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax411_2ax_cfg_sosnj_gf4_a0 = {
|
||
|
|
.name = iwl_ax411_name,
|
||
|
|
.fw_name_pre = IWL_SNJ_A_GF4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwlax211_cfg_snj_gf_a0 = {
|
||
|
|
.name = iwl_ax211_name,
|
||
|
|
.fw_name_pre = IWL_SNJ_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_snj_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_SNJ_A_HR_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_snj_a0_jf_b0 = {
|
||
|
|
.fw_name_pre = IWL_SNJ_A_JF_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_ma_a0_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_MA_A_HR_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_ma_a0_gf_a0 = {
|
||
|
|
.fw_name_pre = IWL_MA_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_ma_a0_gf4_a0 = {
|
||
|
|
.fw_name_pre = IWL_MA_A_GF4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_ma_a0_mr_a0 = {
|
||
|
|
.fw_name_pre = IWL_MA_A_MR_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_ma_a0_ms_a0 = {
|
||
|
|
.fw_name_pre = IWL_MA_A_MR_A_FW_PRE,
|
||
|
|
.uhb_supported = false,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_so_a0_ms_a0 = {
|
||
|
|
.fw_name_pre = IWL_SO_A_MR_A_FW_PRE,
|
||
|
|
.uhb_supported = false,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_ma_a0_fm_a0 = {
|
||
|
|
.fw_name_pre = IWL_MA_A_FM_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_snj_a0_mr_a0 = {
|
||
|
|
.fw_name_pre = IWL_SNJ_A_MR_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_snj_a0_ms_a0 = {
|
||
|
|
.fw_name_pre = IWL_SNJ_A_MR_A_FW_PRE,
|
||
|
|
.uhb_supported = false,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_so_a0_hr_a0 = {
|
||
|
|
.fw_name_pre = IWL_SO_A_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_AX210,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_quz_a0_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_QUZ_A_HR_B_FW_PRE,
|
||
|
|
IWL_DEVICE_22500,
|
||
|
|
/*
|
||
|
|
* This device doesn't support receiving BlockAck with a large bitmap
|
||
|
|
* so we need to restrict the size of transmitted aggregation to the
|
||
|
|
* HT size; mac80211 would otherwise pick the HE max (256) by default.
|
||
|
|
*/
|
||
|
|
.max_tx_agg_size = IEEE80211_MAX_AMPDU_BUF_HT,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_22000_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_a0_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_A_HR_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_a0_gf_a0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_a0_gf4_a0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_A_GF4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_a0_mr_a0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_A_MR_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_a0_fm_a0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_A_FM_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_a0_fm4_a0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_A_FM4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_gl_a0_fm_a0 = {
|
||
|
|
.fw_name_pre = IWL_GL_A_FM_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_GL_A,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_gl_b0_fm_b0 = {
|
||
|
|
.fw_name_pre = IWL_GL_B_FM_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bz_z0_gf_a0 = {
|
||
|
|
.fw_name_pre = IWL_BZ_Z_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bnj_a0_fm_a0 = {
|
||
|
|
.fw_name_pre = IWL_BNJ_A_FM_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bnj_a0_fm4_a0 = {
|
||
|
|
.fw_name_pre = IWL_BNJ_A_FM4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bnj_a0_gf_a0 = {
|
||
|
|
.fw_name_pre = IWL_BNJ_A_GF_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bnj_a0_gf4_a0 = {
|
||
|
|
.fw_name_pre = IWL_BNJ_A_GF4_A_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bnj_a0_hr_b0 = {
|
||
|
|
.fw_name_pre = IWL_BNJ_A_HR_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct iwl_cfg iwl_cfg_bnj_b0_fm_b0 = {
|
||
|
|
.fw_name_pre = IWL_BNJ_B_FM_B_FW_PRE,
|
||
|
|
.uhb_supported = true,
|
||
|
|
IWL_DEVICE_BZ,
|
||
|
|
.features = IWL_TX_CSUM_NETIF_FLAGS_BZ | NETIF_F_RXCSUM,
|
||
|
|
.num_rbds = IWL_NUM_RBDS_AX210_HE,
|
||
|
|
};
|
||
|
|
MODULE_FIRMWARE(IWL_QU_B_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_QNJ_B_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_QU_C_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_QU_B_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_QUZ_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_QUZ_A_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_QNJ_B_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_CC_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SO_A_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SO_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SO_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_TY_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SNJ_A_GF4_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SNJ_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SNJ_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SNJ_A_JF_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_MA_A_HR_B_FW_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_MA_A_GF_A_FW_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_MA_A_GF4_A_FW_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_MA_A_MR_A_FW_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_MA_A_FM_A_FW_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_SNJ_A_MR_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BZ_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BZ_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BZ_A_GF4_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BZ_A_MR_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BZ_A_FM_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_GL_A_FM_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BNJ_A_FM_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BNJ_A_FM4_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BNJ_A_GF_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BNJ_A_GF4_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BNJ_A_HR_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BZ_A_FM4_A_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_GL_B_FM_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|
||
|
|
MODULE_FIRMWARE(IWL_BNJ_B_FM_B_MODULE_FIRMWARE(IWL_22000_UCODE_API_MAX));
|