194 lines
5.5 KiB
YAML
194 lines
5.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/samsung,exynos7885-clock.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Samsung Exynos7885 SoC clock controller
|
|
|
|
maintainers:
|
|
- Dávid Virág <virag.david003@gmail.com>
|
|
- Chanwoo Choi <cw00.choi@samsung.com>
|
|
- Krzysztof Kozlowski <krzk@kernel.org>
|
|
- Sylwester Nawrocki <s.nawrocki@samsung.com>
|
|
- Tomasz Figa <tomasz.figa@gmail.com>
|
|
|
|
description: |
|
|
Exynos7885 clock controller is comprised of several CMU units, generating
|
|
clocks for different domains. Those CMU units are modeled as separate device
|
|
tree nodes, and might depend on each other. The root clock in that root tree
|
|
is an external clock: OSCCLK (26 MHz). This external clock must be defined
|
|
as a fixed-rate clock in dts.
|
|
|
|
CMU_TOP is a top-level CMU, where all base clocks are prepared using PLLs and
|
|
dividers; all other leaf clocks (other CMUs) are usually derived from CMU_TOP.
|
|
|
|
Each clock is assigned an identifier and client nodes can use this identifier
|
|
to specify the clock which they consume. All clocks available for usage
|
|
in clock consumer nodes are defined as preprocessor macros in
|
|
'dt-bindings/clock/exynos7885.h' header.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- samsung,exynos7885-cmu-top
|
|
- samsung,exynos7885-cmu-core
|
|
- samsung,exynos7885-cmu-fsys
|
|
- samsung,exynos7885-cmu-peri
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 10
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
maxItems: 10
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: samsung,exynos7885-cmu-top
|
|
|
|
then:
|
|
properties:
|
|
clocks:
|
|
items:
|
|
- description: External reference clock (26 MHz)
|
|
|
|
clock-names:
|
|
items:
|
|
- const: oscclk
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: samsung,exynos7885-cmu-core
|
|
|
|
then:
|
|
properties:
|
|
clocks:
|
|
items:
|
|
- description: External reference clock (26 MHz)
|
|
- description: CMU_CORE bus clock (from CMU_TOP)
|
|
- description: CCI clock (from CMU_TOP)
|
|
- description: G3D clock (from CMU_TOP)
|
|
|
|
clock-names:
|
|
items:
|
|
- const: oscclk
|
|
- const: dout_core_bus
|
|
- const: dout_core_cci
|
|
- const: dout_core_g3d
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: samsung,exynos7885-cmu-fsys
|
|
|
|
then:
|
|
properties:
|
|
clocks:
|
|
items:
|
|
- description: External reference clock (26 MHz)
|
|
- description: CMU_FSYS bus clock (from CMU_TOP)
|
|
- description: MMC_CARD clock (from CMU_TOP)
|
|
- description: MMC_EMBD clock (from CMU_TOP)
|
|
- description: MMC_SDIO clock (from CMU_TOP)
|
|
- description: USB30DRD clock (from CMU_TOP)
|
|
|
|
clock-names:
|
|
items:
|
|
- const: oscclk
|
|
- const: dout_fsys_bus
|
|
- const: dout_fsys_mmc_card
|
|
- const: dout_fsys_mmc_embd
|
|
- const: dout_fsys_mmc_sdio
|
|
- const: dout_fsys_usb30drd
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: samsung,exynos7885-cmu-peri
|
|
|
|
then:
|
|
properties:
|
|
clocks:
|
|
items:
|
|
- description: External reference clock (26 MHz)
|
|
- description: CMU_PERI bus clock (from CMU_TOP)
|
|
- description: SPI0 clock (from CMU_TOP)
|
|
- description: SPI1 clock (from CMU_TOP)
|
|
- description: UART0 clock (from CMU_TOP)
|
|
- description: UART1 clock (from CMU_TOP)
|
|
- description: UART2 clock (from CMU_TOP)
|
|
- description: USI0 clock (from CMU_TOP)
|
|
- description: USI1 clock (from CMU_TOP)
|
|
- description: USI2 clock (from CMU_TOP)
|
|
|
|
clock-names:
|
|
items:
|
|
- const: oscclk
|
|
- const: dout_peri_bus
|
|
- const: dout_peri_spi0
|
|
- const: dout_peri_spi1
|
|
- const: dout_peri_uart0
|
|
- const: dout_peri_uart1
|
|
- const: dout_peri_uart2
|
|
- const: dout_peri_usi0
|
|
- const: dout_peri_usi1
|
|
- const: dout_peri_usi2
|
|
|
|
required:
|
|
- compatible
|
|
- "#clock-cells"
|
|
- clocks
|
|
- clock-names
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
# Clock controller node for CMU_PERI
|
|
- |
|
|
#include <dt-bindings/clock/exynos7885.h>
|
|
|
|
cmu_peri: clock-controller@10010000 {
|
|
compatible = "samsung,exynos7885-cmu-peri";
|
|
reg = <0x10010000 0x8000>;
|
|
#clock-cells = <1>;
|
|
|
|
clocks = <&oscclk>,
|
|
<&cmu_top CLK_DOUT_PERI_BUS>,
|
|
<&cmu_top CLK_DOUT_PERI_SPI0>,
|
|
<&cmu_top CLK_DOUT_PERI_SPI1>,
|
|
<&cmu_top CLK_DOUT_PERI_UART0>,
|
|
<&cmu_top CLK_DOUT_PERI_UART1>,
|
|
<&cmu_top CLK_DOUT_PERI_UART2>,
|
|
<&cmu_top CLK_DOUT_PERI_USI0>,
|
|
<&cmu_top CLK_DOUT_PERI_USI1>,
|
|
<&cmu_top CLK_DOUT_PERI_USI2>;
|
|
clock-names = "oscclk",
|
|
"dout_peri_bus",
|
|
"dout_peri_spi0",
|
|
"dout_peri_spi1",
|
|
"dout_peri_uart0",
|
|
"dout_peri_uart1",
|
|
"dout_peri_uart2",
|
|
"dout_peri_usi0",
|
|
"dout_peri_usi1",
|
|
"dout_peri_usi2";
|
|
};
|
|
|
|
...
|