271 lines
6.5 KiB
YAML
271 lines
6.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie-common.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale i.MX6 PCIe RC/EP controller
|
|
|
|
maintainers:
|
|
- Lucas Stach <l.stach@pengutronix.de>
|
|
- Richard Zhu <hongxing.zhu@nxp.com>
|
|
|
|
description:
|
|
Generic Freescale i.MX PCIe Root Port and Endpoint controller
|
|
properties.
|
|
|
|
properties:
|
|
clocks:
|
|
minItems: 3
|
|
maxItems: 4
|
|
|
|
clock-names:
|
|
minItems: 3
|
|
maxItems: 4
|
|
|
|
num-lanes:
|
|
const: 1
|
|
|
|
fsl,imx7d-pcie-phy:
|
|
$ref: /schemas/types.yaml#/definitions/phandle
|
|
description: A phandle to an fsl,imx7d-pcie-phy node. Additional
|
|
required properties for imx7d-pcie, imx7d-pcie-ep, imx8mq-pcie,
|
|
and imx8mq-pcie-ep.
|
|
|
|
power-domains:
|
|
minItems: 1
|
|
items:
|
|
- description: The phandle pointing to the DISPLAY domain for
|
|
imx6sx-pcie, imx6sx-pcie-ep, to PCIE_PHY power domain for
|
|
imx7d-pcie, imx7d-pcie-ep, imx8mq-pcie and imx8mq-pcie-ep.
|
|
- description: The phandle pointing to the PCIE_PHY power domains
|
|
for imx6sx-pcie and imx6sx-pcie-ep.
|
|
|
|
power-domain-names:
|
|
minItems: 1
|
|
items:
|
|
- const: pcie
|
|
- const: pcie_phy
|
|
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 3
|
|
description: Phandles to PCIe-related reset lines exposed by SRC
|
|
IP block. Additional required by imx7d-pcie, imx7d-pcie-ep,
|
|
imx8mq-pcie, and imx8mq-pcie-ep.
|
|
|
|
reset-names:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
fsl,tx-deemph-gen1:
|
|
description: Gen1 De-emphasis value (optional required).
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
default: 0
|
|
|
|
fsl,tx-deemph-gen2-3p5db:
|
|
description: Gen2 (3.5db) De-emphasis value (optional required).
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
default: 0
|
|
|
|
fsl,tx-deemph-gen2-6db:
|
|
description: Gen2 (6db) De-emphasis value (optional required).
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
default: 20
|
|
|
|
fsl,tx-swing-full:
|
|
description: Gen2 TX SWING FULL value (optional required).
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
default: 127
|
|
|
|
fsl,tx-swing-low:
|
|
description: TX launch amplitude swing_low value (optional required).
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
default: 127
|
|
|
|
fsl,max-link-speed:
|
|
description: Specify PCI Gen for link capability (optional required).
|
|
Note that the IMX6 LVDS clock outputs do not meet gen2 jitter
|
|
requirements and thus for gen2 capability a gen2 compliant clock
|
|
generator should be used and configured.
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [1, 2, 3, 4]
|
|
default: 1
|
|
|
|
phys:
|
|
maxItems: 1
|
|
|
|
phy-names:
|
|
const: pcie-phy
|
|
|
|
vpcie-supply:
|
|
description: Should specify the regulator in charge of PCIe port power.
|
|
The regulator will be enabled when initializing the PCIe host and
|
|
disabled either as part of the init process or when shutting down
|
|
the host (optional required).
|
|
|
|
vph-supply:
|
|
description: Should specify the regulator in charge of VPH one of
|
|
the three PCIe PHY powers. This regulator can be supplied by both
|
|
1.8v and 3.3v voltage supplies (optional required).
|
|
|
|
required:
|
|
- clocks
|
|
- clock-names
|
|
- num-lanes
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx6sx-pcie
|
|
- fsl,imx6sx-pcie-ep
|
|
then:
|
|
properties:
|
|
clock-names:
|
|
items:
|
|
- {}
|
|
- {}
|
|
- const: pcie_phy
|
|
- const: pcie_inbound_axi
|
|
power-domains:
|
|
minItems: 2
|
|
power-domain-names:
|
|
minItems: 2
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx8mq-pcie
|
|
- fsl,imx8mq-pcie-ep
|
|
then:
|
|
properties:
|
|
clock-names:
|
|
items:
|
|
- {}
|
|
- {}
|
|
- const: pcie_phy
|
|
- const: pcie_aux
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
not:
|
|
contains:
|
|
enum:
|
|
- fsl,imx6sx-pcie
|
|
- fsl,imx8mq-pcie
|
|
- fsl,imx6sx-pcie-ep
|
|
- fsl,imx8mq-pcie-ep
|
|
then:
|
|
properties:
|
|
clocks:
|
|
maxItems: 3
|
|
clock-names:
|
|
maxItems: 3
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx6q-pcie
|
|
- fsl,imx6qp-pcie
|
|
- fsl,imx7d-pcie
|
|
- fsl,imx6q-pcie-ep
|
|
- fsl,imx6qp-pcie-ep
|
|
- fsl,imx7d-pcie-ep
|
|
then:
|
|
properties:
|
|
clock-names:
|
|
maxItems: 3
|
|
contains:
|
|
const: pcie_phy
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx8mm-pcie
|
|
- fsl,imx8mp-pcie
|
|
- fsl,imx8mm-pcie-ep
|
|
- fsl,imx8mp-pcie-ep
|
|
then:
|
|
properties:
|
|
clock-names:
|
|
maxItems: 3
|
|
contains:
|
|
const: pcie_aux
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx6q-pcie
|
|
- fsl,imx6qp-pcie
|
|
- fsl,imx6q-pcie-ep
|
|
- fsl,imx6qp-pcie-ep
|
|
then:
|
|
properties:
|
|
power-domains: false
|
|
power-domain-names: false
|
|
|
|
- if:
|
|
not:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx6sx-pcie
|
|
- fsl,imx6q-pcie
|
|
- fsl,imx6qp-pcie
|
|
- fsl,imx6sx-pcie-ep
|
|
- fsl,imx6q-pcie-ep
|
|
- fsl,imx6qp-pcie-ep
|
|
then:
|
|
properties:
|
|
power-domains:
|
|
maxItems: 1
|
|
power-domain-names: false
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- fsl,imx6q-pcie
|
|
- fsl,imx6sx-pcie
|
|
- fsl,imx6qp-pcie
|
|
- fsl,imx7d-pcie
|
|
- fsl,imx8mq-pcie
|
|
- fsl,imx6q-pcie-ep
|
|
- fsl,imx6sx-pcie-ep
|
|
- fsl,imx6qp-pcie-ep
|
|
- fsl,imx7d-pcie-ep
|
|
- fsl,imx8mq-pcie-ep
|
|
then:
|
|
properties:
|
|
resets:
|
|
minItems: 3
|
|
reset-names:
|
|
items:
|
|
- const: pciephy
|
|
- const: apps
|
|
- const: turnoff
|
|
else:
|
|
properties:
|
|
resets:
|
|
maxItems: 2
|
|
reset-names:
|
|
items:
|
|
- const: apps
|
|
- const: turnoff
|
|
|
|
additionalProperties: true
|
|
|
|
...
|