64 lines
1.6 KiB
YAML
64 lines
1.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/perf/marvell-cn10k-tad.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Marvell CN10K LLC-TAD performance monitor
|
|
|
|
maintainers:
|
|
- Bhaskara Budiredla <bbudiredla@marvell.com>
|
|
|
|
description: |
|
|
The Tag-and-Data units (TADs) maintain coherence and contain CN10K
|
|
shared on-chip last level cache (LLC). The tad pmu measures the
|
|
performance of last-level cache. Each tad pmu supports up to eight
|
|
counters.
|
|
|
|
The DT setup comprises of number of tad blocks, the sizes of pmu
|
|
regions, tad blocks and overall base address of the HW.
|
|
|
|
properties:
|
|
compatible:
|
|
const: marvell,cn10k-tad-pmu
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
marvell,tad-cnt:
|
|
description: specifies the number of tads on the soc
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
marvell,tad-page-size:
|
|
description: specifies the size of each tad page
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
marvell,tad-pmu-page-size:
|
|
description: specifies the size of page that the pmu uses
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- marvell,tad-cnt
|
|
- marvell,tad-page-size
|
|
- marvell,tad-pmu-page-size
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
|
|
tad {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
tad_pmu@80000000 {
|
|
compatible = "marvell,cn10k-tad-pmu";
|
|
reg = <0x87e2 0x80000000 0x0 0x1000>;
|
|
marvell,tad-cnt = <1>;
|
|
marvell,tad-page-size = <0x1000>;
|
|
marvell,tad-pmu-page-size = <0x1000>;
|
|
};
|
|
};
|