197 lines
4.9 KiB
C
197 lines
4.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2020-2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __IVPU_DRV_H__
|
|
#define __IVPU_DRV_H__
|
|
|
|
#include <drm/drm_device.h>
|
|
#include <drm/drm_drv.h>
|
|
#include <drm/drm_managed.h>
|
|
#include <drm/drm_mm.h>
|
|
#include <drm/drm_print.h>
|
|
|
|
#include <linux/pci.h>
|
|
#include <linux/xarray.h>
|
|
#include <uapi/drm/ivpu_accel.h>
|
|
|
|
#include "ivpu_mmu_context.h"
|
|
|
|
#define DRIVER_NAME "intel_vpu"
|
|
#define DRIVER_DESC "Driver for Intel Versatile Processing Unit (VPU)"
|
|
#define DRIVER_DATE "20230117"
|
|
|
|
#define PCI_DEVICE_ID_MTL 0x7d1d
|
|
|
|
#define IVPU_GLOBAL_CONTEXT_MMU_SSID 0
|
|
/* SSID 1 is used by the VPU to represent invalid context */
|
|
#define IVPU_USER_CONTEXT_MIN_SSID 2
|
|
#define IVPU_USER_CONTEXT_MAX_SSID (IVPU_USER_CONTEXT_MIN_SSID + 63)
|
|
|
|
#define IVPU_NUM_ENGINES 2
|
|
|
|
#define IVPU_PLATFORM_SILICON 0
|
|
#define IVPU_PLATFORM_SIMICS 2
|
|
#define IVPU_PLATFORM_FPGA 3
|
|
#define IVPU_PLATFORM_INVALID 8
|
|
|
|
#define IVPU_DBG_REG BIT(0)
|
|
#define IVPU_DBG_IRQ BIT(1)
|
|
#define IVPU_DBG_MMU BIT(2)
|
|
#define IVPU_DBG_FILE BIT(3)
|
|
#define IVPU_DBG_MISC BIT(4)
|
|
#define IVPU_DBG_FW_BOOT BIT(5)
|
|
#define IVPU_DBG_PM BIT(6)
|
|
#define IVPU_DBG_IPC BIT(7)
|
|
#define IVPU_DBG_BO BIT(8)
|
|
#define IVPU_DBG_JOB BIT(9)
|
|
#define IVPU_DBG_JSM BIT(10)
|
|
#define IVPU_DBG_KREF BIT(11)
|
|
#define IVPU_DBG_RPM BIT(12)
|
|
|
|
#define ivpu_err(vdev, fmt, ...) \
|
|
drm_err(&(vdev)->drm, "%s(): " fmt, __func__, ##__VA_ARGS__)
|
|
|
|
#define ivpu_err_ratelimited(vdev, fmt, ...) \
|
|
drm_err_ratelimited(&(vdev)->drm, "%s(): " fmt, __func__, ##__VA_ARGS__)
|
|
|
|
#define ivpu_warn(vdev, fmt, ...) \
|
|
drm_warn(&(vdev)->drm, "%s(): " fmt, __func__, ##__VA_ARGS__)
|
|
|
|
#define ivpu_warn_ratelimited(vdev, fmt, ...) \
|
|
drm_err_ratelimited(&(vdev)->drm, "%s(): " fmt, __func__, ##__VA_ARGS__)
|
|
|
|
#define ivpu_info(vdev, fmt, ...) drm_info(&(vdev)->drm, fmt, ##__VA_ARGS__)
|
|
|
|
#define ivpu_dbg(vdev, type, fmt, args...) do { \
|
|
if (unlikely(IVPU_DBG_##type & ivpu_dbg_mask)) \
|
|
dev_dbg((vdev)->drm.dev, "[%s] " fmt, #type, ##args); \
|
|
} while (0)
|
|
|
|
#define IVPU_WA(wa_name) (vdev->wa.wa_name)
|
|
|
|
struct ivpu_wa_table {
|
|
bool punit_disabled;
|
|
bool clear_runtime_mem;
|
|
bool d3hot_after_power_off;
|
|
bool interrupt_clear_with_0;
|
|
};
|
|
|
|
struct ivpu_hw_info;
|
|
struct ivpu_mmu_info;
|
|
struct ivpu_fw_info;
|
|
struct ivpu_ipc_info;
|
|
struct ivpu_pm_info;
|
|
|
|
struct ivpu_device {
|
|
struct drm_device drm;
|
|
void __iomem *regb;
|
|
void __iomem *regv;
|
|
u32 platform;
|
|
u32 irq;
|
|
|
|
struct ivpu_wa_table wa;
|
|
struct ivpu_hw_info *hw;
|
|
struct ivpu_mmu_info *mmu;
|
|
struct ivpu_fw_info *fw;
|
|
struct ivpu_ipc_info *ipc;
|
|
struct ivpu_pm_info *pm;
|
|
|
|
struct ivpu_mmu_context gctx;
|
|
struct xarray context_xa;
|
|
struct xa_limit context_xa_limit;
|
|
|
|
struct xarray submitted_jobs_xa;
|
|
struct task_struct *job_done_thread;
|
|
|
|
atomic64_t unique_id_counter;
|
|
|
|
struct {
|
|
int boot;
|
|
int jsm;
|
|
int tdr;
|
|
int reschedule_suspend;
|
|
} timeout;
|
|
};
|
|
|
|
/*
|
|
* file_priv has its own refcount (ref) that allows user space to close the fd
|
|
* without blocking even if VPU is still processing some jobs.
|
|
*/
|
|
struct ivpu_file_priv {
|
|
struct kref ref;
|
|
struct ivpu_device *vdev;
|
|
struct mutex lock; /* Protects cmdq */
|
|
struct ivpu_cmdq *cmdq[IVPU_NUM_ENGINES];
|
|
struct ivpu_mmu_context ctx;
|
|
u32 priority;
|
|
bool has_mmu_faults;
|
|
};
|
|
|
|
extern int ivpu_dbg_mask;
|
|
extern u8 ivpu_pll_min_ratio;
|
|
extern u8 ivpu_pll_max_ratio;
|
|
|
|
#define IVPU_TEST_MODE_DISABLED 0
|
|
#define IVPU_TEST_MODE_FW_TEST 1
|
|
#define IVPU_TEST_MODE_NULL_HW 2
|
|
extern int ivpu_test_mode;
|
|
|
|
struct ivpu_file_priv *ivpu_file_priv_get(struct ivpu_file_priv *file_priv);
|
|
struct ivpu_file_priv *ivpu_file_priv_get_by_ctx_id(struct ivpu_device *vdev, unsigned long id);
|
|
void ivpu_file_priv_put(struct ivpu_file_priv **link);
|
|
|
|
int ivpu_boot(struct ivpu_device *vdev);
|
|
int ivpu_shutdown(struct ivpu_device *vdev);
|
|
|
|
static inline bool ivpu_is_mtl(struct ivpu_device *vdev)
|
|
{
|
|
return to_pci_dev(vdev->drm.dev)->device == PCI_DEVICE_ID_MTL;
|
|
}
|
|
|
|
static inline u8 ivpu_revision(struct ivpu_device *vdev)
|
|
{
|
|
return to_pci_dev(vdev->drm.dev)->revision;
|
|
}
|
|
|
|
static inline u16 ivpu_device_id(struct ivpu_device *vdev)
|
|
{
|
|
return to_pci_dev(vdev->drm.dev)->device;
|
|
}
|
|
|
|
static inline struct ivpu_device *to_ivpu_device(struct drm_device *dev)
|
|
{
|
|
return container_of(dev, struct ivpu_device, drm);
|
|
}
|
|
|
|
static inline u32 ivpu_get_context_count(struct ivpu_device *vdev)
|
|
{
|
|
struct xa_limit ctx_limit = vdev->context_xa_limit;
|
|
|
|
return (ctx_limit.max - ctx_limit.min + 1);
|
|
}
|
|
|
|
static inline u32 ivpu_get_platform(struct ivpu_device *vdev)
|
|
{
|
|
WARN_ON_ONCE(vdev->platform == IVPU_PLATFORM_INVALID);
|
|
return vdev->platform;
|
|
}
|
|
|
|
static inline bool ivpu_is_silicon(struct ivpu_device *vdev)
|
|
{
|
|
return ivpu_get_platform(vdev) == IVPU_PLATFORM_SILICON;
|
|
}
|
|
|
|
static inline bool ivpu_is_simics(struct ivpu_device *vdev)
|
|
{
|
|
return ivpu_get_platform(vdev) == IVPU_PLATFORM_SIMICS;
|
|
}
|
|
|
|
static inline bool ivpu_is_fpga(struct ivpu_device *vdev)
|
|
{
|
|
return ivpu_get_platform(vdev) == IVPU_PLATFORM_FPGA;
|
|
}
|
|
|
|
#endif /* __IVPU_DRV_H__ */
|