887 lines
24 KiB
C
887 lines
24 KiB
C
/*
|
|
* Copyright 2017 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#ifndef SMU75_DISCRETE_H
|
|
#define SMU75_DISCRETE_H
|
|
|
|
#include "smu75.h"
|
|
|
|
#pragma pack(push, 1)
|
|
|
|
#define NUM_SCLK_RANGE 8
|
|
|
|
#define VCO_3_6 1
|
|
#define VCO_2_4 3
|
|
|
|
#define POSTDIV_DIV_BY_1 0
|
|
#define POSTDIV_DIV_BY_2 1
|
|
#define POSTDIV_DIV_BY_4 2
|
|
#define POSTDIV_DIV_BY_8 3
|
|
#define POSTDIV_DIV_BY_16 4
|
|
|
|
struct sclkFcwRange_t {
|
|
uint8_t vco_setting; /* 1: 3-6GHz, 3: 2-4GHz */
|
|
uint8_t postdiv; /* divide by 2^n */
|
|
uint16_t fcw_pcc;
|
|
uint16_t fcw_trans_upper;
|
|
uint16_t fcw_trans_lower;
|
|
};
|
|
typedef struct sclkFcwRange_t sclkFcwRange_t;
|
|
|
|
struct SMIO_Pattern {
|
|
uint16_t Voltage;
|
|
uint8_t Smio;
|
|
uint8_t padding;
|
|
};
|
|
|
|
typedef struct SMIO_Pattern SMIO_Pattern;
|
|
|
|
struct SMIO_Table {
|
|
SMIO_Pattern Pattern[SMU_MAX_SMIO_LEVELS];
|
|
};
|
|
|
|
typedef struct SMIO_Table SMIO_Table;
|
|
|
|
struct SMU_SclkSetting {
|
|
uint32_t SclkFrequency;
|
|
uint16_t Fcw_int;
|
|
uint16_t Fcw_frac;
|
|
uint16_t Pcc_fcw_int;
|
|
uint8_t PllRange;
|
|
uint8_t SSc_En;
|
|
uint16_t Sclk_slew_rate;
|
|
uint16_t Pcc_up_slew_rate;
|
|
uint16_t Pcc_down_slew_rate;
|
|
uint16_t Fcw1_int;
|
|
uint16_t Fcw1_frac;
|
|
uint16_t Sclk_ss_slew_rate;
|
|
};
|
|
typedef struct SMU_SclkSetting SMU_SclkSetting;
|
|
|
|
struct SMU75_Discrete_GraphicsLevel {
|
|
SMU_VoltageLevel MinVoltage;
|
|
|
|
uint8_t pcieDpmLevel;
|
|
uint8_t DeepSleepDivId;
|
|
uint16_t ActivityLevel;
|
|
|
|
uint32_t CgSpllFuncCntl3;
|
|
uint32_t CgSpllFuncCntl4;
|
|
uint32_t CcPwrDynRm;
|
|
uint32_t CcPwrDynRm1;
|
|
|
|
uint8_t SclkDid;
|
|
uint8_t padding;
|
|
uint8_t EnabledForActivity;
|
|
uint8_t EnabledForThrottle;
|
|
uint8_t UpHyst;
|
|
uint8_t DownHyst;
|
|
uint8_t VoltageDownHyst;
|
|
uint8_t PowerThrottle;
|
|
|
|
SMU_SclkSetting SclkSetting;
|
|
|
|
uint8_t ScksStretchThreshVid[NUM_SCKS_STATE_TYPES];
|
|
uint16_t Padding;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_GraphicsLevel SMU75_Discrete_GraphicsLevel;
|
|
|
|
struct SMU75_Discrete_ACPILevel {
|
|
uint32_t Flags;
|
|
SMU_VoltageLevel MinVoltage;
|
|
uint32_t SclkFrequency;
|
|
uint8_t SclkDid;
|
|
uint8_t DisplayWatermark;
|
|
uint8_t DeepSleepDivId;
|
|
uint8_t padding;
|
|
uint32_t CcPwrDynRm;
|
|
uint32_t CcPwrDynRm1;
|
|
|
|
SMU_SclkSetting SclkSetting;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_ACPILevel SMU75_Discrete_ACPILevel;
|
|
|
|
struct SMU75_Discrete_Ulv {
|
|
uint32_t CcPwrDynRm;
|
|
uint32_t CcPwrDynRm1;
|
|
uint16_t VddcOffset;
|
|
uint8_t VddcOffsetVid;
|
|
uint8_t VddcPhase;
|
|
uint16_t BifSclkDfs;
|
|
uint16_t Reserved;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_Ulv SMU75_Discrete_Ulv;
|
|
|
|
struct SMU75_Discrete_MemoryLevel {
|
|
SMU_VoltageLevel MinVoltage;
|
|
uint32_t MinMvdd;
|
|
|
|
uint32_t MclkFrequency;
|
|
|
|
uint8_t StutterEnable;
|
|
uint8_t EnabledForThrottle;
|
|
uint8_t EnabledForActivity;
|
|
uint8_t padding_0;
|
|
|
|
uint8_t UpHyst;
|
|
uint8_t DownHyst;
|
|
uint8_t VoltageDownHyst;
|
|
uint8_t padding_1;
|
|
|
|
uint16_t ActivityLevel;
|
|
uint8_t DisplayWatermark;
|
|
uint8_t padding_2;
|
|
|
|
uint16_t Fcw_int;
|
|
uint16_t Fcw_frac;
|
|
uint8_t Postdiv;
|
|
uint8_t padding_3[3];
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_MemoryLevel SMU75_Discrete_MemoryLevel;
|
|
|
|
struct SMU75_Discrete_LinkLevel {
|
|
uint8_t PcieGenSpeed;
|
|
uint8_t PcieLaneCount;
|
|
uint8_t EnabledForActivity;
|
|
uint8_t SPC;
|
|
uint32_t DownThreshold;
|
|
uint32_t UpThreshold;
|
|
uint16_t BifSclkDfs;
|
|
uint16_t Reserved;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_LinkLevel SMU75_Discrete_LinkLevel;
|
|
|
|
|
|
/* MC ARB DRAM Timing registers. */
|
|
struct SMU75_Discrete_MCArbDramTimingTableEntry {
|
|
uint32_t McArbDramTiming;
|
|
uint32_t McArbDramTiming2;
|
|
uint32_t McArbBurstTime;
|
|
uint32_t McArbRfshRate;
|
|
uint32_t McArbMisc3;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_MCArbDramTimingTableEntry SMU75_Discrete_MCArbDramTimingTableEntry;
|
|
|
|
struct SMU75_Discrete_MCArbDramTimingTable {
|
|
SMU75_Discrete_MCArbDramTimingTableEntry entries[SMU__NUM_SCLK_DPM_STATE][SMU__NUM_MCLK_DPM_LEVELS];
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_MCArbDramTimingTable SMU75_Discrete_MCArbDramTimingTable;
|
|
|
|
/* UVD VCLK/DCLK state (level) definition. */
|
|
struct SMU75_Discrete_UvdLevel {
|
|
uint32_t VclkFrequency;
|
|
uint32_t DclkFrequency;
|
|
SMU_VoltageLevel MinVoltage;
|
|
uint8_t VclkDivider;
|
|
uint8_t DclkDivider;
|
|
uint8_t padding[2];
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_UvdLevel SMU75_Discrete_UvdLevel;
|
|
|
|
/* Clocks for other external blocks (VCE, ACP, SAMU). */
|
|
struct SMU75_Discrete_ExtClkLevel {
|
|
uint32_t Frequency;
|
|
SMU_VoltageLevel MinVoltage;
|
|
uint8_t Divider;
|
|
uint8_t padding[3];
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_ExtClkLevel SMU75_Discrete_ExtClkLevel;
|
|
|
|
struct SMU75_Discrete_StateInfo {
|
|
uint32_t SclkFrequency;
|
|
uint32_t MclkFrequency;
|
|
uint32_t VclkFrequency;
|
|
uint32_t DclkFrequency;
|
|
uint32_t SamclkFrequency;
|
|
uint32_t AclkFrequency;
|
|
uint32_t EclkFrequency;
|
|
uint16_t MvddVoltage;
|
|
uint16_t padding16;
|
|
uint8_t DisplayWatermark;
|
|
uint8_t McArbIndex;
|
|
uint8_t McRegIndex;
|
|
uint8_t SeqIndex;
|
|
uint8_t SclkDid;
|
|
int8_t SclkIndex;
|
|
int8_t MclkIndex;
|
|
uint8_t PCIeGen;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_StateInfo SMU75_Discrete_StateInfo;
|
|
|
|
struct SMU75_Discrete_DpmTable {
|
|
SMU75_PIDController GraphicsPIDController;
|
|
SMU75_PIDController MemoryPIDController;
|
|
SMU75_PIDController LinkPIDController;
|
|
|
|
uint32_t SystemFlags;
|
|
|
|
uint32_t VRConfig;
|
|
uint32_t SmioMask1;
|
|
uint32_t SmioMask2;
|
|
SMIO_Table SmioTable1;
|
|
SMIO_Table SmioTable2;
|
|
|
|
uint32_t MvddLevelCount;
|
|
|
|
uint8_t BapmVddcVidHiSidd [SMU75_MAX_LEVELS_VDDC];
|
|
uint8_t BapmVddcVidLoSidd [SMU75_MAX_LEVELS_VDDC];
|
|
uint8_t BapmVddcVidHiSidd2 [SMU75_MAX_LEVELS_VDDC];
|
|
|
|
uint8_t GraphicsDpmLevelCount;
|
|
uint8_t MemoryDpmLevelCount;
|
|
uint8_t LinkLevelCount;
|
|
uint8_t MasterDeepSleepControl;
|
|
|
|
uint8_t UvdLevelCount;
|
|
uint8_t VceLevelCount;
|
|
uint8_t AcpLevelCount;
|
|
uint8_t SamuLevelCount;
|
|
|
|
uint8_t ThermOutGpio;
|
|
uint8_t ThermOutPolarity;
|
|
uint8_t ThermOutMode;
|
|
uint8_t BootPhases;
|
|
|
|
uint8_t VRHotLevel;
|
|
uint8_t LdoRefSel;
|
|
|
|
uint8_t Reserved1[2];
|
|
|
|
uint16_t FanStartTemperature;
|
|
uint16_t FanStopTemperature;
|
|
|
|
uint16_t MaxVoltage;
|
|
uint16_t Reserved2;
|
|
uint32_t Reserved;
|
|
|
|
SMU75_Discrete_GraphicsLevel GraphicsLevel [SMU75_MAX_LEVELS_GRAPHICS];
|
|
SMU75_Discrete_MemoryLevel MemoryACPILevel;
|
|
SMU75_Discrete_MemoryLevel MemoryLevel [SMU75_MAX_LEVELS_MEMORY];
|
|
SMU75_Discrete_LinkLevel LinkLevel [SMU75_MAX_LEVELS_LINK];
|
|
SMU75_Discrete_ACPILevel ACPILevel;
|
|
SMU75_Discrete_UvdLevel UvdLevel [SMU75_MAX_LEVELS_UVD];
|
|
SMU75_Discrete_ExtClkLevel VceLevel [SMU75_MAX_LEVELS_VCE];
|
|
SMU75_Discrete_ExtClkLevel AcpLevel [SMU75_MAX_LEVELS_ACP];
|
|
SMU75_Discrete_ExtClkLevel SamuLevel [SMU75_MAX_LEVELS_SAMU];
|
|
SMU75_Discrete_Ulv Ulv;
|
|
|
|
uint8_t DisplayWatermark [SMU75_MAX_LEVELS_MEMORY][SMU75_MAX_LEVELS_GRAPHICS];
|
|
|
|
uint32_t SclkStepSize;
|
|
uint32_t Smio [SMU75_MAX_ENTRIES_SMIO];
|
|
|
|
uint8_t UvdBootLevel;
|
|
uint8_t VceBootLevel;
|
|
uint8_t AcpBootLevel;
|
|
uint8_t SamuBootLevel;
|
|
|
|
uint8_t GraphicsBootLevel;
|
|
uint8_t GraphicsVoltageChangeEnable;
|
|
uint8_t GraphicsThermThrottleEnable;
|
|
uint8_t GraphicsInterval;
|
|
|
|
uint8_t VoltageInterval;
|
|
uint8_t ThermalInterval;
|
|
uint16_t TemperatureLimitHigh;
|
|
|
|
uint16_t TemperatureLimitLow;
|
|
uint8_t MemoryBootLevel;
|
|
uint8_t MemoryVoltageChangeEnable;
|
|
|
|
uint16_t BootMVdd;
|
|
uint8_t MemoryInterval;
|
|
uint8_t MemoryThermThrottleEnable;
|
|
|
|
uint16_t VoltageResponseTime;
|
|
uint16_t PhaseResponseTime;
|
|
|
|
uint8_t PCIeBootLinkLevel;
|
|
uint8_t PCIeGenInterval;
|
|
uint8_t DTEInterval;
|
|
uint8_t DTEMode;
|
|
|
|
uint8_t SVI2Enable;
|
|
uint8_t VRHotGpio;
|
|
uint8_t AcDcGpio;
|
|
uint8_t ThermGpio;
|
|
|
|
uint16_t PPM_PkgPwrLimit;
|
|
uint16_t PPM_TemperatureLimit;
|
|
|
|
uint16_t DefaultTdp;
|
|
uint16_t TargetTdp;
|
|
|
|
uint16_t FpsHighThreshold;
|
|
uint16_t FpsLowThreshold;
|
|
|
|
uint16_t BAPMTI_R [SMU75_DTE_ITERATIONS][SMU75_DTE_SOURCES][SMU75_DTE_SINKS];
|
|
uint16_t BAPMTI_RC [SMU75_DTE_ITERATIONS][SMU75_DTE_SOURCES][SMU75_DTE_SINKS];
|
|
|
|
uint16_t TemperatureLimitEdge;
|
|
uint16_t TemperatureLimitHotspot;
|
|
|
|
uint16_t BootVddc;
|
|
uint16_t BootVddci;
|
|
|
|
uint16_t FanGainEdge;
|
|
uint16_t FanGainHotspot;
|
|
|
|
uint32_t LowSclkInterruptThreshold;
|
|
uint32_t VddGfxReChkWait;
|
|
|
|
uint8_t ClockStretcherAmount;
|
|
uint8_t Sclk_CKS_masterEn0_7;
|
|
uint8_t Sclk_CKS_masterEn8_15;
|
|
uint8_t DPMFreezeAndForced;
|
|
|
|
uint8_t Sclk_voltageOffset[8];
|
|
|
|
SMU_ClockStretcherDataTable ClockStretcherDataTable;
|
|
SMU_CKS_LOOKUPTable CKS_LOOKUPTable;
|
|
|
|
uint32_t CurrSclkPllRange;
|
|
sclkFcwRange_t SclkFcwRangeTable[NUM_SCLK_RANGE];
|
|
|
|
GB_VDROOP_TABLE_t BTCGB_VDROOP_TABLE[BTCGB_VDROOP_TABLE_MAX_ENTRIES];
|
|
SMU_QuadraticCoeffs AVFSGB_FUSE_TABLE[AVFSGB_VDROOP_TABLE_MAX_ENTRIES];
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_DpmTable SMU75_Discrete_DpmTable;
|
|
|
|
struct SMU75_Discrete_FanTable {
|
|
uint16_t FdoMode;
|
|
int16_t TempMin;
|
|
int16_t TempMed;
|
|
int16_t TempMax;
|
|
int16_t Slope1;
|
|
int16_t Slope2;
|
|
int16_t FdoMin;
|
|
int16_t HystUp;
|
|
int16_t HystDown;
|
|
int16_t HystSlope;
|
|
int16_t TempRespLim;
|
|
int16_t TempCurr;
|
|
int16_t SlopeCurr;
|
|
int16_t PwmCurr;
|
|
uint32_t RefreshPeriod;
|
|
int16_t FdoMax;
|
|
uint8_t TempSrc;
|
|
int8_t Padding;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_FanTable SMU75_Discrete_FanTable;
|
|
|
|
#define SMU7_DISCRETE_GPIO_SCLK_DEBUG 4
|
|
#define SMU7_DISCRETE_GPIO_SCLK_DEBUG_BIT (0x1 << SMU7_DISCRETE_GPIO_SCLK_DEBUG)
|
|
|
|
|
|
|
|
struct SMU7_MclkDpmScoreboard {
|
|
uint32_t PercentageBusy;
|
|
|
|
int32_t PIDError;
|
|
int32_t PIDIntegral;
|
|
int32_t PIDOutput;
|
|
|
|
uint32_t SigmaDeltaAccum;
|
|
uint32_t SigmaDeltaOutput;
|
|
uint32_t SigmaDeltaLevel;
|
|
|
|
uint32_t UtilizationSetpoint;
|
|
|
|
uint8_t TdpClampMode;
|
|
uint8_t TdcClampMode;
|
|
uint8_t ThermClampMode;
|
|
uint8_t VoltageBusy;
|
|
|
|
int8_t CurrLevel;
|
|
int8_t TargLevel;
|
|
uint8_t LevelChangeInProgress;
|
|
uint8_t UpHyst;
|
|
|
|
uint8_t DownHyst;
|
|
uint8_t VoltageDownHyst;
|
|
uint8_t DpmEnable;
|
|
uint8_t DpmRunning;
|
|
|
|
uint8_t DpmForce;
|
|
uint8_t DpmForceLevel;
|
|
uint8_t padding2;
|
|
uint8_t McArbIndex;
|
|
|
|
uint32_t MinimumPerfMclk;
|
|
|
|
uint8_t AcpiReq;
|
|
uint8_t AcpiAck;
|
|
uint8_t MclkSwitchInProgress;
|
|
uint8_t MclkSwitchCritical;
|
|
|
|
uint8_t IgnoreVBlank;
|
|
uint8_t TargetMclkIndex;
|
|
uint8_t TargetMvddIndex;
|
|
uint8_t MclkSwitchResult;
|
|
|
|
uint16_t VbiFailureCount;
|
|
uint8_t VbiWaitCounter;
|
|
uint8_t EnabledLevelsChange;
|
|
|
|
uint16_t LevelResidencyCounters [SMU75_MAX_LEVELS_MEMORY];
|
|
uint16_t LevelSwitchCounters [SMU75_MAX_LEVELS_MEMORY];
|
|
|
|
void (*TargetStateCalculator)(uint8_t);
|
|
void (*SavedTargetStateCalculator)(uint8_t);
|
|
|
|
uint16_t AutoDpmInterval;
|
|
uint16_t AutoDpmRange;
|
|
|
|
uint16_t VbiTimeoutCount;
|
|
uint16_t MclkSwitchingTime;
|
|
|
|
uint8_t fastSwitch;
|
|
uint8_t Save_PIC_VDDGFX_EXIT;
|
|
uint8_t Save_PIC_VDDGFX_ENTER;
|
|
uint8_t VbiTimeout;
|
|
|
|
uint32_t HbmTempRegBackup;
|
|
};
|
|
|
|
typedef struct SMU7_MclkDpmScoreboard SMU7_MclkDpmScoreboard;
|
|
|
|
struct SMU7_UlvScoreboard {
|
|
uint8_t EnterUlv;
|
|
uint8_t ExitUlv;
|
|
uint8_t UlvActive;
|
|
uint8_t WaitingForUlv;
|
|
uint8_t UlvEnable;
|
|
uint8_t UlvRunning;
|
|
uint8_t UlvMasterEnable;
|
|
uint8_t padding;
|
|
uint32_t UlvAbortedCount;
|
|
uint32_t UlvTimeStamp;
|
|
};
|
|
|
|
typedef struct SMU7_UlvScoreboard SMU7_UlvScoreboard;
|
|
|
|
struct VddgfxSavedRegisters {
|
|
uint32_t GPU_DBG[3];
|
|
uint32_t MEC_BaseAddress_Hi;
|
|
uint32_t MEC_BaseAddress_Lo;
|
|
uint32_t THM_TMON0_CTRL2__RDIR_PRESENT;
|
|
uint32_t THM_TMON1_CTRL2__RDIR_PRESENT;
|
|
uint32_t CP_INT_CNTL;
|
|
};
|
|
|
|
typedef struct VddgfxSavedRegisters VddgfxSavedRegisters;
|
|
|
|
struct SMU7_VddGfxScoreboard {
|
|
uint8_t VddGfxEnable;
|
|
uint8_t VddGfxActive;
|
|
uint8_t VPUResetOccured;
|
|
uint8_t padding;
|
|
|
|
uint32_t VddGfxEnteredCount;
|
|
uint32_t VddGfxAbortedCount;
|
|
|
|
uint32_t VddGfxVid;
|
|
|
|
VddgfxSavedRegisters SavedRegisters;
|
|
};
|
|
|
|
typedef struct SMU7_VddGfxScoreboard SMU7_VddGfxScoreboard;
|
|
|
|
struct SMU7_TdcLimitScoreboard {
|
|
uint8_t Enable;
|
|
uint8_t Running;
|
|
uint16_t Alpha;
|
|
uint32_t FilteredIddc;
|
|
uint32_t IddcLimit;
|
|
uint32_t IddcHyst;
|
|
SMU7_HystController_Data HystControllerData;
|
|
};
|
|
|
|
typedef struct SMU7_TdcLimitScoreboard SMU7_TdcLimitScoreboard;
|
|
|
|
struct SMU7_PkgPwrLimitScoreboard {
|
|
uint8_t Enable;
|
|
uint8_t Running;
|
|
uint16_t Alpha;
|
|
uint32_t FilteredPkgPwr;
|
|
uint32_t Limit;
|
|
uint32_t Hyst;
|
|
uint32_t LimitFromDriver;
|
|
uint8_t PowerSharingEnabled;
|
|
uint8_t PowerSharingCounter;
|
|
uint8_t PowerSharingINTEnabled;
|
|
uint8_t GFXActivityCounterEnabled;
|
|
uint32_t EnergyCount;
|
|
uint32_t PSACTCount;
|
|
uint8_t RollOverRequired;
|
|
uint8_t RollOverCount;
|
|
uint8_t padding[2];
|
|
SMU7_HystController_Data HystControllerData;
|
|
};
|
|
|
|
typedef struct SMU7_PkgPwrLimitScoreboard SMU7_PkgPwrLimitScoreboard;
|
|
|
|
struct SMU7_BapmScoreboard {
|
|
uint32_t source_powers[SMU75_DTE_SOURCES];
|
|
uint32_t source_powers_last[SMU75_DTE_SOURCES];
|
|
int32_t entity_temperatures[SMU75_NUM_GPU_TES];
|
|
int32_t initial_entity_temperatures[SMU75_NUM_GPU_TES];
|
|
int32_t Limit;
|
|
int32_t Hyst;
|
|
int32_t therm_influence_coeff_table[SMU75_DTE_ITERATIONS * SMU75_DTE_SOURCES * SMU75_DTE_SINKS * 2];
|
|
int32_t therm_node_table[SMU75_DTE_ITERATIONS * SMU75_DTE_SOURCES * SMU75_DTE_SINKS];
|
|
uint16_t ConfigTDPPowerScalar;
|
|
uint16_t FanSpeedPowerScalar;
|
|
uint16_t OverDrivePowerScalar;
|
|
uint16_t OverDriveLimitScalar;
|
|
uint16_t FinalPowerScalar;
|
|
uint8_t VariantID;
|
|
uint8_t spare997;
|
|
|
|
SMU7_HystController_Data HystControllerData;
|
|
|
|
int32_t temperature_gradient_slope;
|
|
int32_t temperature_gradient;
|
|
uint32_t measured_temperature;
|
|
};
|
|
|
|
|
|
typedef struct SMU7_BapmScoreboard SMU7_BapmScoreboard;
|
|
|
|
struct SMU7_AcpiScoreboard {
|
|
uint32_t SavedInterruptMask[2];
|
|
uint8_t LastACPIRequest;
|
|
uint8_t CgBifResp;
|
|
uint8_t RequestType;
|
|
uint8_t Padding;
|
|
SMU75_Discrete_ACPILevel D0Level;
|
|
};
|
|
|
|
typedef struct SMU7_AcpiScoreboard SMU7_AcpiScoreboard;
|
|
|
|
struct SMU75_Discrete_PmFuses {
|
|
uint8_t BapmVddCVidHiSidd[8];
|
|
|
|
uint8_t BapmVddCVidLoSidd[8];
|
|
|
|
uint8_t VddCVid[8];
|
|
|
|
uint8_t SviLoadLineEn;
|
|
uint8_t SviLoadLineVddC;
|
|
uint8_t SviLoadLineTrimVddC;
|
|
uint8_t SviLoadLineOffsetVddC;
|
|
|
|
uint16_t TDC_VDDC_PkgLimit;
|
|
uint8_t TDC_VDDC_ThrottleReleaseLimitPerc;
|
|
uint8_t TDC_MAWt;
|
|
|
|
uint8_t TdcWaterfallCtl;
|
|
uint8_t LPMLTemperatureMin;
|
|
uint8_t LPMLTemperatureMax;
|
|
uint8_t Reserved;
|
|
|
|
uint8_t LPMLTemperatureScaler[16];
|
|
|
|
int16_t FuzzyFan_ErrorSetDelta;
|
|
int16_t FuzzyFan_ErrorRateSetDelta;
|
|
int16_t FuzzyFan_PwmSetDelta;
|
|
uint16_t Reserved6;
|
|
|
|
uint8_t GnbLPML[16];
|
|
|
|
uint8_t GnbLPMLMaxVid;
|
|
uint8_t GnbLPMLMinVid;
|
|
uint8_t Reserved1[2];
|
|
|
|
uint16_t BapmVddCBaseLeakageHiSidd;
|
|
uint16_t BapmVddCBaseLeakageLoSidd;
|
|
|
|
uint16_t VFT_Temp[3];
|
|
uint8_t Version;
|
|
uint8_t padding;
|
|
|
|
SMU_QuadraticCoeffs VFT_ATE[3];
|
|
|
|
SMU_QuadraticCoeffs AVFS_GB;
|
|
SMU_QuadraticCoeffs ATE_ACBTC_GB;
|
|
|
|
SMU_QuadraticCoeffs P2V;
|
|
|
|
uint32_t PsmCharzFreq;
|
|
|
|
uint16_t InversionVoltage;
|
|
uint16_t PsmCharzTemp;
|
|
|
|
uint32_t EnabledAvfsModules;
|
|
|
|
SMU_QuadraticCoeffs BtcGbv_CksOff;
|
|
};
|
|
|
|
typedef struct SMU75_Discrete_PmFuses SMU75_Discrete_PmFuses;
|
|
|
|
struct SMU7_Discrete_Log_Header_Table {
|
|
uint32_t version;
|
|
uint32_t asic_id;
|
|
uint16_t flags;
|
|
uint16_t entry_size;
|
|
uint32_t total_size;
|
|
uint32_t num_of_entries;
|
|
uint8_t type;
|
|
uint8_t mode;
|
|
uint8_t filler_0[2];
|
|
uint32_t filler_1[2];
|
|
};
|
|
|
|
typedef struct SMU7_Discrete_Log_Header_Table SMU7_Discrete_Log_Header_Table;
|
|
|
|
struct SMU7_Discrete_Log_Cntl {
|
|
uint8_t Enabled;
|
|
uint8_t Type;
|
|
uint8_t padding[2];
|
|
uint32_t BufferSize;
|
|
uint32_t SamplesLogged;
|
|
uint32_t SampleSize;
|
|
uint32_t AddrL;
|
|
uint32_t AddrH;
|
|
};
|
|
|
|
typedef struct SMU7_Discrete_Log_Cntl SMU7_Discrete_Log_Cntl;
|
|
|
|
#if defined SMU__DGPU_ONLY
|
|
#define CAC_ACC_NW_NUM_OF_SIGNALS 87
|
|
#endif
|
|
|
|
|
|
struct SMU7_Discrete_Cac_Collection_Table {
|
|
uint32_t temperature;
|
|
uint32_t cac_acc_nw[CAC_ACC_NW_NUM_OF_SIGNALS];
|
|
};
|
|
|
|
typedef struct SMU7_Discrete_Cac_Collection_Table SMU7_Discrete_Cac_Collection_Table;
|
|
|
|
struct SMU7_Discrete_Cac_Verification_Table {
|
|
uint32_t VddcTotalPower;
|
|
uint32_t VddcLeakagePower;
|
|
uint32_t VddcConstantPower;
|
|
uint32_t VddcGfxDynamicPower;
|
|
uint32_t VddcUvdDynamicPower;
|
|
uint32_t VddcVceDynamicPower;
|
|
uint32_t VddcAcpDynamicPower;
|
|
uint32_t VddcPcieDynamicPower;
|
|
uint32_t VddcDceDynamicPower;
|
|
uint32_t VddcCurrent;
|
|
uint32_t VddcVoltage;
|
|
uint32_t VddciTotalPower;
|
|
uint32_t VddciLeakagePower;
|
|
uint32_t VddciConstantPower;
|
|
uint32_t VddciDynamicPower;
|
|
uint32_t Vddr1TotalPower;
|
|
uint32_t Vddr1LeakagePower;
|
|
uint32_t Vddr1ConstantPower;
|
|
uint32_t Vddr1DynamicPower;
|
|
uint32_t spare[4];
|
|
uint32_t temperature;
|
|
};
|
|
|
|
typedef struct SMU7_Discrete_Cac_Verification_Table SMU7_Discrete_Cac_Verification_Table;
|
|
|
|
struct SMU7_Discrete_Pm_Status_Table {
|
|
int32_t T_meas_max[SMU75_THERMAL_INPUT_LOOP_COUNT];
|
|
int32_t T_meas_acc[SMU75_THERMAL_INPUT_LOOP_COUNT];
|
|
|
|
uint32_t I_calc_max;
|
|
uint32_t I_calc_acc;
|
|
uint32_t P_meas_acc;
|
|
uint32_t V_meas_load_acc;
|
|
uint32_t I_meas_acc;
|
|
uint32_t P_meas_acc_vddci;
|
|
uint32_t V_meas_load_acc_vddci;
|
|
uint32_t I_meas_acc_vddci;
|
|
|
|
uint16_t Sclk_dpm_residency[8];
|
|
uint16_t Uvd_dpm_residency[8];
|
|
uint16_t Vce_dpm_residency[8];
|
|
uint16_t Mclk_dpm_residency[4];
|
|
|
|
uint32_t P_roc_acc;
|
|
uint32_t PkgPwr_max;
|
|
uint32_t PkgPwr_acc;
|
|
uint32_t MclkSwitchingTime_max;
|
|
uint32_t MclkSwitchingTime_acc;
|
|
uint32_t FanPwm_acc;
|
|
uint32_t FanRpm_acc;
|
|
uint32_t Gfx_busy_acc;
|
|
uint32_t Mc_busy_acc;
|
|
uint32_t Fps_acc;
|
|
|
|
uint32_t AccCnt;
|
|
};
|
|
|
|
typedef struct SMU7_Discrete_Pm_Status_Table SMU7_Discrete_Pm_Status_Table;
|
|
|
|
struct SMU7_Discrete_AutoWattMan_Status_Table {
|
|
int32_t T_meas_acc[SMU75_THERMAL_INPUT_LOOP_COUNT];
|
|
uint16_t Sclk_dpm_residency[8];
|
|
uint16_t Mclk_dpm_residency[4];
|
|
uint32_t TgpPwr_acc;
|
|
uint32_t Gfx_busy_acc;
|
|
uint32_t Mc_busy_acc;
|
|
uint32_t AccCnt;
|
|
};
|
|
|
|
typedef struct SMU7_Discrete_AutoWattMan_Status_Table SMU7_Discrete_AutoWattMan_Status_Table;
|
|
|
|
#define SMU7_MAX_GFX_CU_COUNT 24
|
|
#define SMU7_MIN_GFX_CU_COUNT 8
|
|
#define SMU7_GFX_CU_PG_ENABLE_DC_MAX_CU_SHIFT 0
|
|
#define SMU7_GFX_CU_PG_ENABLE_DC_MAX_CU_MASK (0xFFFF << SMU7_GFX_CU_PG_ENABLE_DC_MAX_CU_SHIFT)
|
|
#define SMU7_GFX_CU_PG_ENABLE_AC_MAX_CU_SHIFT 16
|
|
#define SMU7_GFX_CU_PG_ENABLE_AC_MAX_CU_MASK (0xFFFF << SMU7_GFX_CU_PG_ENABLE_AC_MAX_CU_SHIFT)
|
|
|
|
struct SMU7_GfxCuPgScoreboard {
|
|
uint8_t Enabled;
|
|
uint8_t WaterfallUp;
|
|
uint8_t WaterfallDown;
|
|
uint8_t WaterfallLimit;
|
|
uint8_t CurrMaxCu;
|
|
uint8_t TargMaxCu;
|
|
uint8_t ClampMode;
|
|
uint8_t Active;
|
|
uint8_t MaxSupportedCu;
|
|
uint8_t MinSupportedCu;
|
|
uint8_t PendingGfxCuHostInterrupt;
|
|
uint8_t LastFilteredMaxCuInteger;
|
|
uint16_t FilteredMaxCu;
|
|
uint16_t FilteredMaxCuAlpha;
|
|
uint16_t FilterResetCount;
|
|
uint16_t FilterResetCountLimit;
|
|
uint8_t ForceCu;
|
|
uint8_t ForceCuCount;
|
|
uint8_t AcModeMaxCu;
|
|
uint8_t DcModeMaxCu;
|
|
};
|
|
|
|
typedef struct SMU7_GfxCuPgScoreboard SMU7_GfxCuPgScoreboard;
|
|
|
|
#define SMU7_SCLK_CAC 0x561
|
|
#define SMU7_MCLK_CAC 0xF9
|
|
#define SMU7_VCLK_CAC 0x2DE
|
|
#define SMU7_DCLK_CAC 0x2DE
|
|
#define SMU7_ECLK_CAC 0x25E
|
|
#define SMU7_ACLK_CAC 0x25E
|
|
#define SMU7_SAMCLK_CAC 0x25E
|
|
#define SMU7_DISPCLK_CAC 0x100
|
|
#define SMU7_CAC_CONSTANT 0x2EE3430
|
|
#define SMU7_CAC_CONSTANT_SHIFT 18
|
|
|
|
#define SMU7_VDDCI_MCLK_CONST 1765
|
|
#define SMU7_VDDCI_MCLK_CONST_SHIFT 16
|
|
#define SMU7_VDDCI_VDDCI_CONST 50958
|
|
#define SMU7_VDDCI_VDDCI_CONST_SHIFT 14
|
|
#define SMU7_VDDCI_CONST 11781
|
|
#define SMU7_VDDCI_STROBE_PWR 1331
|
|
|
|
#define SMU7_VDDR1_CONST 693
|
|
#define SMU7_VDDR1_CAC_WEIGHT 20
|
|
#define SMU7_VDDR1_CAC_WEIGHT_SHIFT 19
|
|
#define SMU7_VDDR1_STROBE_PWR 512
|
|
|
|
#define SMU7_AREA_COEFF_UVD 0xA78
|
|
#define SMU7_AREA_COEFF_VCE 0x190A
|
|
#define SMU7_AREA_COEFF_ACP 0x22D1
|
|
#define SMU7_AREA_COEFF_SAMU 0x534
|
|
|
|
#define SMU7_THERM_OUT_MODE_DISABLE 0x0
|
|
#define SMU7_THERM_OUT_MODE_THERM_ONLY 0x1
|
|
#define SMU7_THERM_OUT_MODE_THERM_VRHOT 0x2
|
|
|
|
#define SQ_Enable_MASK 0x1
|
|
#define SQ_IR_MASK 0x2
|
|
#define SQ_PCC_MASK 0x4
|
|
#define SQ_EDC_MASK 0x8
|
|
|
|
#define TCP_Enable_MASK 0x100
|
|
#define TCP_IR_MASK 0x200
|
|
#define TCP_PCC_MASK 0x400
|
|
#define TCP_EDC_MASK 0x800
|
|
|
|
#define TD_Enable_MASK 0x10000
|
|
#define TD_IR_MASK 0x20000
|
|
#define TD_PCC_MASK 0x40000
|
|
#define TD_EDC_MASK 0x80000
|
|
|
|
#define DB_Enable_MASK 0x1000000
|
|
#define DB_IR_MASK 0x2000000
|
|
#define DB_PCC_MASK 0x4000000
|
|
#define DB_EDC_MASK 0x8000000
|
|
|
|
#define SQ_Enable_SHIFT 0
|
|
#define SQ_IR_SHIFT 1
|
|
#define SQ_PCC_SHIFT 2
|
|
#define SQ_EDC_SHIFT 3
|
|
|
|
#define TCP_Enable_SHIFT 8
|
|
#define TCP_IR_SHIFT 9
|
|
#define TCP_PCC_SHIFT 10
|
|
#define TCP_EDC_SHIFT 11
|
|
|
|
#define TD_Enable_SHIFT 16
|
|
#define TD_IR_SHIFT 17
|
|
#define TD_PCC_SHIFT 18
|
|
#define TD_EDC_SHIFT 19
|
|
|
|
#define DB_Enable_SHIFT 24
|
|
#define DB_IR_SHIFT 25
|
|
#define DB_PCC_SHIFT 26
|
|
#define DB_EDC_SHIFT 27
|
|
|
|
#define PMFUSES_AVFSSIZE 104
|
|
|
|
#define BTCGB0_Vdroop_Enable_MASK 0x1
|
|
#define BTCGB1_Vdroop_Enable_MASK 0x2
|
|
#define AVFSGB0_Vdroop_Enable_MASK 0x4
|
|
#define AVFSGB1_Vdroop_Enable_MASK 0x8
|
|
|
|
#define BTCGB0_Vdroop_Enable_SHIFT 0
|
|
#define BTCGB1_Vdroop_Enable_SHIFT 1
|
|
#define AVFSGB0_Vdroop_Enable_SHIFT 2
|
|
#define AVFSGB1_Vdroop_Enable_SHIFT 3
|
|
|
|
#pragma pack(pop)
|
|
|
|
|
|
#endif
|
|
|