95 lines
1.6 KiB
Plaintext
95 lines
1.6 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
/*
|
|
* Device Tree Source for the RZ/V2M (r9a09g011) Evaluation Kit Board
|
|
*
|
|
* Copyright (C) 2022 Renesas Electronics Corp.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "r9a09g011.dtsi"
|
|
#include <dt-bindings/pinctrl/rzv2m-pinctrl.h>
|
|
|
|
/ {
|
|
model = "RZ/V2M Evaluation Kit 2.0";
|
|
compatible = "renesas,rzv2mevk2", "renesas,r9a09g011";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
ethernet0 = &avb;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
memory@58000000 {
|
|
device_type = "memory";
|
|
/*
|
|
* first 1.25GiB is reserved for ISP Firmware,
|
|
* next 128MiB is reserved for secure area.
|
|
*/
|
|
reg = <0x0 0x58000000 0x0 0x28000000>;
|
|
};
|
|
|
|
memory@180000000 {
|
|
device_type = "memory";
|
|
reg = <0x1 0x80000000 0x0 0x80000000>;
|
|
};
|
|
};
|
|
|
|
&avb {
|
|
renesas,no-ether-link;
|
|
phy-handle = <&phy0>;
|
|
phy-mode = "gmii";
|
|
status = "okay";
|
|
|
|
phy0: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-id001c.c916",
|
|
"ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
&extal_clk {
|
|
clock-frequency = <48000000>;
|
|
};
|
|
|
|
&i2c0 {
|
|
pinctrl-0 = <&i2c0_pins>;
|
|
pinctrl-names = "default";
|
|
clock-frequency = <400000>;
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c2 {
|
|
pinctrl-0 = <&i2c2_pins>;
|
|
pinctrl-names = "default";
|
|
clock-frequency = <100000>;
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
i2c0_pins: i2c0 {
|
|
pinmux = <RZV2M_PORT_PINMUX(5, 0, 2)>, /* SDA */
|
|
<RZV2M_PORT_PINMUX(5, 1, 2)>; /* SCL */
|
|
};
|
|
|
|
i2c2_pins: i2c2 {
|
|
pinmux = <RZV2M_PORT_PINMUX(3, 8, 2)>, /* SDA */
|
|
<RZV2M_PORT_PINMUX(3, 9, 2)>; /* SCL */
|
|
};
|
|
};
|
|
|
|
&pwc {
|
|
renesas,rzv2m-pwc-power;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&wdt0 {
|
|
status = "okay";
|
|
};
|