1211 lines
45 KiB
C
1211 lines
45 KiB
C
/*
|
|
* Copyright 2016 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: AMD
|
|
*
|
|
*/
|
|
#ifndef __DCE_HWSEQ_H__
|
|
#define __DCE_HWSEQ_H__
|
|
|
|
#include "dc_types.h"
|
|
|
|
#define HWSEQ_DCEF_REG_LIST_DCE8() \
|
|
.DCFE_CLOCK_CONTROL[0] = mmCRTC0_CRTC_DCFE_CLOCK_CONTROL, \
|
|
.DCFE_CLOCK_CONTROL[1] = mmCRTC1_CRTC_DCFE_CLOCK_CONTROL, \
|
|
.DCFE_CLOCK_CONTROL[2] = mmCRTC2_CRTC_DCFE_CLOCK_CONTROL, \
|
|
.DCFE_CLOCK_CONTROL[3] = mmCRTC3_CRTC_DCFE_CLOCK_CONTROL, \
|
|
.DCFE_CLOCK_CONTROL[4] = mmCRTC4_CRTC_DCFE_CLOCK_CONTROL, \
|
|
.DCFE_CLOCK_CONTROL[5] = mmCRTC5_CRTC_DCFE_CLOCK_CONTROL
|
|
|
|
#define HWSEQ_DCEF_REG_LIST() \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 0), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 1), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 2), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 3), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 4), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 5), \
|
|
SR(DC_MEM_GLOBAL_PWR_REQ_CNTL)
|
|
|
|
#define HWSEQ_BLND_REG_LIST() \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 0), \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 1), \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 2), \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 3), \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 4), \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 5), \
|
|
SRII(BLND_CONTROL, BLND, 0), \
|
|
SRII(BLND_CONTROL, BLND, 1), \
|
|
SRII(BLND_CONTROL, BLND, 2), \
|
|
SRII(BLND_CONTROL, BLND, 3), \
|
|
SRII(BLND_CONTROL, BLND, 4), \
|
|
SRII(BLND_CONTROL, BLND, 5)
|
|
|
|
#define HSWEQ_DCN_PIXEL_RATE_REG_LIST(blk, inst) \
|
|
SRII(PIXEL_RATE_CNTL, blk, inst), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, inst)
|
|
|
|
#define HWSEQ_PIXEL_RATE_REG_LIST(blk) \
|
|
SRII(PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 1), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 2), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 3), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 4), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 5)
|
|
|
|
#define HWSEQ_PIXEL_RATE_REG_LIST_201(blk) \
|
|
SRII(PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 1)
|
|
|
|
#define HWSEQ_PHYPLL_REG_LIST(blk) \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 5)
|
|
|
|
#define HWSEQ_PIXEL_RATE_REG_LIST_3(blk) \
|
|
SRII(PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 1),\
|
|
SRII(PIXEL_RATE_CNTL, blk, 2),\
|
|
SRII(PIXEL_RATE_CNTL, blk, 3), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 4), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 5)
|
|
|
|
#define HWSEQ_PHYPLL_REG_LIST_3(blk) \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 5)
|
|
|
|
#define HWSEQ_PHYPLL_REG_LIST_201(blk) \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1)
|
|
|
|
#define HWSEQ_DCE11_REG_LIST_BASE() \
|
|
SR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \
|
|
SR(DCFEV_CLOCK_CONTROL), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 0), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 1), \
|
|
SRII(CRTC_H_BLANK_START_END, CRTC, 0),\
|
|
SRII(CRTC_H_BLANK_START_END, CRTC, 1),\
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 0),\
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 1),\
|
|
SRII(BLND_CONTROL, BLND, 0),\
|
|
SRII(BLND_CONTROL, BLND, 1),\
|
|
SR(BLNDV_CONTROL),\
|
|
HWSEQ_PIXEL_RATE_REG_LIST(CRTC)
|
|
|
|
#if defined(CONFIG_DRM_AMD_DC_SI)
|
|
#define HWSEQ_DCE6_REG_LIST() \
|
|
HWSEQ_DCEF_REG_LIST_DCE8(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST(CRTC)
|
|
#endif
|
|
|
|
#define HWSEQ_DCE8_REG_LIST() \
|
|
HWSEQ_DCEF_REG_LIST_DCE8(), \
|
|
HWSEQ_BLND_REG_LIST(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST(CRTC)
|
|
|
|
#define HWSEQ_DCE10_REG_LIST() \
|
|
HWSEQ_DCEF_REG_LIST(), \
|
|
HWSEQ_BLND_REG_LIST(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST(CRTC)
|
|
|
|
#define HWSEQ_ST_REG_LIST() \
|
|
HWSEQ_DCE11_REG_LIST_BASE(), \
|
|
.DCFE_CLOCK_CONTROL[2] = mmDCFEV_CLOCK_CONTROL, \
|
|
.CRTC_H_BLANK_START_END[2] = mmCRTCV_H_BLANK_START_END, \
|
|
.BLND_V_UPDATE_LOCK[2] = mmBLNDV_V_UPDATE_LOCK, \
|
|
.BLND_CONTROL[2] = mmBLNDV_CONTROL
|
|
|
|
#define HWSEQ_CZ_REG_LIST() \
|
|
HWSEQ_DCE11_REG_LIST_BASE(), \
|
|
SRII(DCFE_CLOCK_CONTROL, DCFE, 2), \
|
|
SRII(CRTC_H_BLANK_START_END, CRTC, 2), \
|
|
SRII(BLND_V_UPDATE_LOCK, BLND, 2), \
|
|
SRII(BLND_CONTROL, BLND, 2), \
|
|
.DCFE_CLOCK_CONTROL[3] = mmDCFEV_CLOCK_CONTROL, \
|
|
.CRTC_H_BLANK_START_END[3] = mmCRTCV_H_BLANK_START_END, \
|
|
.BLND_V_UPDATE_LOCK[3] = mmBLNDV_V_UPDATE_LOCK, \
|
|
.BLND_CONTROL[3] = mmBLNDV_CONTROL
|
|
|
|
#define HWSEQ_DCE120_REG_LIST() \
|
|
HWSEQ_DCE10_REG_LIST(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST(CRTC), \
|
|
HWSEQ_PHYPLL_REG_LIST(CRTC), \
|
|
SR(DCHUB_FB_LOCATION),\
|
|
SR(DCHUB_AGP_BASE),\
|
|
SR(DCHUB_AGP_BOT),\
|
|
SR(DCHUB_AGP_TOP)
|
|
|
|
#define HWSEQ_VG20_REG_LIST() \
|
|
HWSEQ_DCE120_REG_LIST(),\
|
|
MMHUB_SR(MC_VM_XGMI_LFB_CNTL)
|
|
|
|
#define HWSEQ_DCE112_REG_LIST() \
|
|
HWSEQ_DCE10_REG_LIST(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST(CRTC), \
|
|
HWSEQ_PHYPLL_REG_LIST(CRTC)
|
|
|
|
#define HWSEQ_DCN_REG_LIST()\
|
|
SR(REFCLK_CNTL), \
|
|
SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
|
|
SR(DIO_MEM_PWR_CTRL), \
|
|
SR(DCCG_GATE_DISABLE_CNTL), \
|
|
SR(DCCG_GATE_DISABLE_CNTL2), \
|
|
SR(DCFCLK_CNTL),\
|
|
SR(DCFCLK_CNTL), \
|
|
SR(DC_MEM_GLOBAL_PWR_REQ_CNTL)
|
|
|
|
|
|
#define MMHUB_DCN_REG_LIST()\
|
|
/* todo: get these from GVM instead of reading registers ourselves */\
|
|
MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32),\
|
|
MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32),\
|
|
MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32),\
|
|
MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32),\
|
|
MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32),\
|
|
MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32),\
|
|
MMHUB_SR(VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32),\
|
|
MMHUB_SR(VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32),\
|
|
MMHUB_SR(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB),\
|
|
MMHUB_SR(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB),\
|
|
MMHUB_SR(MC_VM_SYSTEM_APERTURE_LOW_ADDR),\
|
|
MMHUB_SR(MC_VM_SYSTEM_APERTURE_HIGH_ADDR)
|
|
|
|
|
|
#define HWSEQ_DCN1_REG_LIST()\
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
MMHUB_DCN_REG_LIST(), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \
|
|
SR(DCHUBBUB_SDPIF_FB_BASE),\
|
|
SR(DCHUBBUB_SDPIF_FB_OFFSET),\
|
|
SR(DCHUBBUB_SDPIF_AGP_BASE),\
|
|
SR(DCHUBBUB_SDPIF_AGP_BOT),\
|
|
SR(DCHUBBUB_SDPIF_AGP_TOP),\
|
|
SR(DOMAIN0_PG_CONFIG), \
|
|
SR(DOMAIN1_PG_CONFIG), \
|
|
SR(DOMAIN2_PG_CONFIG), \
|
|
SR(DOMAIN3_PG_CONFIG), \
|
|
SR(DOMAIN4_PG_CONFIG), \
|
|
SR(DOMAIN5_PG_CONFIG), \
|
|
SR(DOMAIN6_PG_CONFIG), \
|
|
SR(DOMAIN7_PG_CONFIG), \
|
|
SR(DOMAIN0_PG_STATUS), \
|
|
SR(DOMAIN1_PG_STATUS), \
|
|
SR(DOMAIN2_PG_STATUS), \
|
|
SR(DOMAIN3_PG_STATUS), \
|
|
SR(DOMAIN4_PG_STATUS), \
|
|
SR(DOMAIN5_PG_STATUS), \
|
|
SR(DOMAIN6_PG_STATUS), \
|
|
SR(DOMAIN7_PG_STATUS), \
|
|
SR(D1VGA_CONTROL), \
|
|
SR(D2VGA_CONTROL), \
|
|
SR(D3VGA_CONTROL), \
|
|
SR(D4VGA_CONTROL), \
|
|
SR(VGA_TEST_CONTROL), \
|
|
SR(DC_IP_REQUEST_CNTL)
|
|
|
|
#define HWSEQ_DCN2_REG_LIST()\
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 4), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 5), \
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(DOMAIN0_PG_CONFIG), \
|
|
SR(DOMAIN1_PG_CONFIG), \
|
|
SR(DOMAIN2_PG_CONFIG), \
|
|
SR(DOMAIN3_PG_CONFIG), \
|
|
SR(DOMAIN4_PG_CONFIG), \
|
|
SR(DOMAIN5_PG_CONFIG), \
|
|
SR(DOMAIN6_PG_CONFIG), \
|
|
SR(DOMAIN7_PG_CONFIG), \
|
|
SR(DOMAIN8_PG_CONFIG), \
|
|
SR(DOMAIN9_PG_CONFIG), \
|
|
/* SR(DOMAIN10_PG_CONFIG), Navi1x HUBP5 not powergate-able*/\
|
|
/* SR(DOMAIN11_PG_CONFIG), Navi1x DPP5 is not powergate-able */\
|
|
SR(DOMAIN16_PG_CONFIG), \
|
|
SR(DOMAIN17_PG_CONFIG), \
|
|
SR(DOMAIN18_PG_CONFIG), \
|
|
SR(DOMAIN19_PG_CONFIG), \
|
|
SR(DOMAIN20_PG_CONFIG), \
|
|
SR(DOMAIN21_PG_CONFIG), \
|
|
SR(DOMAIN0_PG_STATUS), \
|
|
SR(DOMAIN1_PG_STATUS), \
|
|
SR(DOMAIN2_PG_STATUS), \
|
|
SR(DOMAIN3_PG_STATUS), \
|
|
SR(DOMAIN4_PG_STATUS), \
|
|
SR(DOMAIN5_PG_STATUS), \
|
|
SR(DOMAIN6_PG_STATUS), \
|
|
SR(DOMAIN7_PG_STATUS), \
|
|
SR(DOMAIN8_PG_STATUS), \
|
|
SR(DOMAIN9_PG_STATUS), \
|
|
SR(DOMAIN10_PG_STATUS), \
|
|
SR(DOMAIN11_PG_STATUS), \
|
|
SR(DOMAIN16_PG_STATUS), \
|
|
SR(DOMAIN17_PG_STATUS), \
|
|
SR(DOMAIN18_PG_STATUS), \
|
|
SR(DOMAIN19_PG_STATUS), \
|
|
SR(DOMAIN20_PG_STATUS), \
|
|
SR(DOMAIN21_PG_STATUS), \
|
|
SR(D1VGA_CONTROL), \
|
|
SR(D2VGA_CONTROL), \
|
|
SR(D3VGA_CONTROL), \
|
|
SR(D4VGA_CONTROL), \
|
|
SR(D5VGA_CONTROL), \
|
|
SR(D6VGA_CONTROL), \
|
|
SR(DC_IP_REQUEST_CNTL)
|
|
|
|
#define HWSEQ_DCN21_REG_LIST()\
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \
|
|
MMHUB_DCN_REG_LIST(), \
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(DOMAIN0_PG_CONFIG), \
|
|
SR(DOMAIN1_PG_CONFIG), \
|
|
SR(DOMAIN2_PG_CONFIG), \
|
|
SR(DOMAIN3_PG_CONFIG), \
|
|
SR(DOMAIN4_PG_CONFIG), \
|
|
SR(DOMAIN5_PG_CONFIG), \
|
|
SR(DOMAIN6_PG_CONFIG), \
|
|
SR(DOMAIN7_PG_CONFIG), \
|
|
SR(DOMAIN16_PG_CONFIG), \
|
|
SR(DOMAIN17_PG_CONFIG), \
|
|
SR(DOMAIN18_PG_CONFIG), \
|
|
SR(DOMAIN0_PG_STATUS), \
|
|
SR(DOMAIN1_PG_STATUS), \
|
|
SR(DOMAIN2_PG_STATUS), \
|
|
SR(DOMAIN3_PG_STATUS), \
|
|
SR(DOMAIN4_PG_STATUS), \
|
|
SR(DOMAIN5_PG_STATUS), \
|
|
SR(DOMAIN6_PG_STATUS), \
|
|
SR(DOMAIN7_PG_STATUS), \
|
|
SR(DOMAIN16_PG_STATUS), \
|
|
SR(DOMAIN17_PG_STATUS), \
|
|
SR(DOMAIN18_PG_STATUS), \
|
|
SR(D1VGA_CONTROL), \
|
|
SR(D2VGA_CONTROL), \
|
|
SR(D3VGA_CONTROL), \
|
|
SR(D4VGA_CONTROL), \
|
|
SR(D5VGA_CONTROL), \
|
|
SR(D6VGA_CONTROL), \
|
|
SR(DC_IP_REQUEST_CNTL)
|
|
|
|
#define HWSEQ_DCN201_REG_LIST()\
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST_201(OTG), \
|
|
HWSEQ_PHYPLL_REG_LIST_201(OTG), \
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(AZALIA_AUDIO_DTO), \
|
|
SR(AZALIA_CONTROLLER_CLOCK_GATING), \
|
|
MMHUB_SR(MC_VM_FB_LOCATION_BASE), \
|
|
MMHUB_SR(MC_VM_FB_LOCATION_TOP), \
|
|
MMHUB_SR(MC_VM_FB_OFFSET)
|
|
|
|
#define HWSEQ_DCN30_REG_LIST()\
|
|
HWSEQ_DCN2_REG_LIST(),\
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST_3(OTG), \
|
|
HWSEQ_PHYPLL_REG_LIST_3(OTG), \
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(AZALIA_AUDIO_DTO), \
|
|
SR(AZALIA_CONTROLLER_CLOCK_GATING)
|
|
|
|
#define HWSEQ_DCN301_REG_LIST()\
|
|
SR(REFCLK_CNTL), \
|
|
SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
|
|
SR(DIO_MEM_PWR_CTRL), \
|
|
SR(DCCG_GATE_DISABLE_CNTL), \
|
|
SR(DCCG_GATE_DISABLE_CNTL2), \
|
|
SR(DCFCLK_CNTL),\
|
|
SR(DCFCLK_CNTL), \
|
|
SR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \
|
|
SRII(PIXEL_RATE_CNTL, OTG, 0), \
|
|
SRII(PIXEL_RATE_CNTL, OTG, 1),\
|
|
SRII(PIXEL_RATE_CNTL, OTG, 2),\
|
|
SRII(PIXEL_RATE_CNTL, OTG, 3),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 0),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 1),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 2),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 3),\
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(DOMAIN0_PG_CONFIG), \
|
|
SR(DOMAIN1_PG_CONFIG), \
|
|
SR(DOMAIN2_PG_CONFIG), \
|
|
SR(DOMAIN3_PG_CONFIG), \
|
|
SR(DOMAIN4_PG_CONFIG), \
|
|
SR(DOMAIN5_PG_CONFIG), \
|
|
SR(DOMAIN6_PG_CONFIG), \
|
|
SR(DOMAIN7_PG_CONFIG), \
|
|
SR(DOMAIN16_PG_CONFIG), \
|
|
SR(DOMAIN17_PG_CONFIG), \
|
|
SR(DOMAIN18_PG_CONFIG), \
|
|
SR(DOMAIN0_PG_STATUS), \
|
|
SR(DOMAIN1_PG_STATUS), \
|
|
SR(DOMAIN2_PG_STATUS), \
|
|
SR(DOMAIN3_PG_STATUS), \
|
|
SR(DOMAIN4_PG_STATUS), \
|
|
SR(DOMAIN5_PG_STATUS), \
|
|
SR(DOMAIN6_PG_STATUS), \
|
|
SR(DOMAIN7_PG_STATUS), \
|
|
SR(DOMAIN16_PG_STATUS), \
|
|
SR(DOMAIN17_PG_STATUS), \
|
|
SR(DOMAIN18_PG_STATUS), \
|
|
SR(D1VGA_CONTROL), \
|
|
SR(D2VGA_CONTROL), \
|
|
SR(D3VGA_CONTROL), \
|
|
SR(D4VGA_CONTROL), \
|
|
SR(D5VGA_CONTROL), \
|
|
SR(D6VGA_CONTROL), \
|
|
SR(DC_IP_REQUEST_CNTL), \
|
|
SR(AZALIA_AUDIO_DTO), \
|
|
SR(AZALIA_CONTROLLER_CLOCK_GATING)
|
|
|
|
#define HWSEQ_DCN302_REG_LIST()\
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 4), \
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(DOMAIN0_PG_CONFIG), \
|
|
SR(DOMAIN1_PG_CONFIG), \
|
|
SR(DOMAIN2_PG_CONFIG), \
|
|
SR(DOMAIN3_PG_CONFIG), \
|
|
SR(DOMAIN4_PG_CONFIG), \
|
|
SR(DOMAIN5_PG_CONFIG), \
|
|
SR(DOMAIN6_PG_CONFIG), \
|
|
SR(DOMAIN7_PG_CONFIG), \
|
|
SR(DOMAIN8_PG_CONFIG), \
|
|
SR(DOMAIN9_PG_CONFIG), \
|
|
SR(DOMAIN16_PG_CONFIG), \
|
|
SR(DOMAIN17_PG_CONFIG), \
|
|
SR(DOMAIN18_PG_CONFIG), \
|
|
SR(DOMAIN19_PG_CONFIG), \
|
|
SR(DOMAIN20_PG_CONFIG), \
|
|
SR(DOMAIN0_PG_STATUS), \
|
|
SR(DOMAIN1_PG_STATUS), \
|
|
SR(DOMAIN2_PG_STATUS), \
|
|
SR(DOMAIN3_PG_STATUS), \
|
|
SR(DOMAIN4_PG_STATUS), \
|
|
SR(DOMAIN5_PG_STATUS), \
|
|
SR(DOMAIN6_PG_STATUS), \
|
|
SR(DOMAIN7_PG_STATUS), \
|
|
SR(DOMAIN8_PG_STATUS), \
|
|
SR(DOMAIN9_PG_STATUS), \
|
|
SR(DOMAIN16_PG_STATUS), \
|
|
SR(DOMAIN17_PG_STATUS), \
|
|
SR(DOMAIN18_PG_STATUS), \
|
|
SR(DOMAIN19_PG_STATUS), \
|
|
SR(DOMAIN20_PG_STATUS), \
|
|
SR(D1VGA_CONTROL), \
|
|
SR(D2VGA_CONTROL), \
|
|
SR(D3VGA_CONTROL), \
|
|
SR(D4VGA_CONTROL), \
|
|
SR(D5VGA_CONTROL), \
|
|
SR(D6VGA_CONTROL), \
|
|
SR(DC_IP_REQUEST_CNTL), \
|
|
SR(AZALIA_AUDIO_DTO), \
|
|
SR(AZALIA_CONTROLLER_CLOCK_GATING)
|
|
|
|
#define HWSEQ_DCN303_REG_LIST() \
|
|
HWSEQ_DCN_REG_LIST(), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \
|
|
HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \
|
|
SR(MICROSECOND_TIME_BASE_DIV), \
|
|
SR(MILLISECOND_TIME_BASE_DIV), \
|
|
SR(DISPCLK_FREQ_CHANGE_CNTL), \
|
|
SR(RBBMIF_TIMEOUT_DIS), \
|
|
SR(RBBMIF_TIMEOUT_DIS_2), \
|
|
SR(DCHUBBUB_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_CTRL), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_B_A), \
|
|
SR(DPP_TOP0_DPP_CRC_VAL_R_G), \
|
|
SR(MPC_CRC_CTRL), \
|
|
SR(MPC_CRC_RESULT_GB), \
|
|
SR(MPC_CRC_RESULT_C), \
|
|
SR(MPC_CRC_RESULT_AR), \
|
|
SR(D1VGA_CONTROL), \
|
|
SR(D2VGA_CONTROL), \
|
|
SR(D3VGA_CONTROL), \
|
|
SR(D4VGA_CONTROL), \
|
|
SR(D5VGA_CONTROL), \
|
|
SR(D6VGA_CONTROL), \
|
|
HWSEQ_PIXEL_RATE_REG_LIST_303(OTG), \
|
|
HWSEQ_PHYPLL_REG_LIST_303(OTG), \
|
|
SR(AZALIA_AUDIO_DTO), \
|
|
SR(AZALIA_CONTROLLER_CLOCK_GATING), \
|
|
SR(HPO_TOP_CLOCK_CONTROL)
|
|
|
|
#define HWSEQ_PIXEL_RATE_REG_LIST_302(blk) \
|
|
SRII(PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 1),\
|
|
SRII(PIXEL_RATE_CNTL, blk, 2),\
|
|
SRII(PIXEL_RATE_CNTL, blk, 3), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 4)
|
|
|
|
#define HWSEQ_PHYPLL_REG_LIST_302(blk) \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2),\
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4)
|
|
|
|
#define HWSEQ_PIXEL_RATE_REG_LIST_303(blk) \
|
|
SRII(PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PIXEL_RATE_CNTL, blk, 1)
|
|
|
|
#define HWSEQ_PHYPLL_REG_LIST_303(blk) \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \
|
|
SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1)
|
|
|
|
struct dce_hwseq_registers {
|
|
uint32_t DCFE_CLOCK_CONTROL[6];
|
|
uint32_t DCFEV_CLOCK_CONTROL;
|
|
uint32_t DC_MEM_GLOBAL_PWR_REQ_CNTL;
|
|
uint32_t BLND_V_UPDATE_LOCK[6];
|
|
uint32_t BLND_CONTROL[6];
|
|
uint32_t BLNDV_CONTROL;
|
|
uint32_t CRTC_H_BLANK_START_END[6];
|
|
uint32_t PIXEL_RATE_CNTL[6];
|
|
uint32_t PHYPLL_PIXEL_RATE_CNTL[6];
|
|
/*DCHUB*/
|
|
uint32_t DCHUB_FB_LOCATION;
|
|
uint32_t DCHUB_AGP_BASE;
|
|
uint32_t DCHUB_AGP_BOT;
|
|
uint32_t DCHUB_AGP_TOP;
|
|
|
|
uint32_t REFCLK_CNTL;
|
|
|
|
uint32_t DCHUBBUB_GLOBAL_TIMER_CNTL;
|
|
uint32_t DCHUBBUB_SDPIF_FB_BASE;
|
|
uint32_t DCHUBBUB_SDPIF_FB_OFFSET;
|
|
uint32_t DCHUBBUB_SDPIF_AGP_BASE;
|
|
uint32_t DCHUBBUB_SDPIF_AGP_BOT;
|
|
uint32_t DCHUBBUB_SDPIF_AGP_TOP;
|
|
uint32_t DC_IP_REQUEST_CNTL;
|
|
uint32_t DOMAIN0_PG_CONFIG;
|
|
uint32_t DOMAIN1_PG_CONFIG;
|
|
uint32_t DOMAIN2_PG_CONFIG;
|
|
uint32_t DOMAIN3_PG_CONFIG;
|
|
uint32_t DOMAIN4_PG_CONFIG;
|
|
uint32_t DOMAIN5_PG_CONFIG;
|
|
uint32_t DOMAIN6_PG_CONFIG;
|
|
uint32_t DOMAIN7_PG_CONFIG;
|
|
uint32_t DOMAIN8_PG_CONFIG;
|
|
uint32_t DOMAIN9_PG_CONFIG;
|
|
uint32_t DOMAIN10_PG_CONFIG;
|
|
uint32_t DOMAIN11_PG_CONFIG;
|
|
uint32_t DOMAIN16_PG_CONFIG;
|
|
uint32_t DOMAIN17_PG_CONFIG;
|
|
uint32_t DOMAIN18_PG_CONFIG;
|
|
uint32_t DOMAIN19_PG_CONFIG;
|
|
uint32_t DOMAIN20_PG_CONFIG;
|
|
uint32_t DOMAIN21_PG_CONFIG;
|
|
uint32_t DOMAIN0_PG_STATUS;
|
|
uint32_t DOMAIN1_PG_STATUS;
|
|
uint32_t DOMAIN2_PG_STATUS;
|
|
uint32_t DOMAIN3_PG_STATUS;
|
|
uint32_t DOMAIN4_PG_STATUS;
|
|
uint32_t DOMAIN5_PG_STATUS;
|
|
uint32_t DOMAIN6_PG_STATUS;
|
|
uint32_t DOMAIN7_PG_STATUS;
|
|
uint32_t DOMAIN8_PG_STATUS;
|
|
uint32_t DOMAIN9_PG_STATUS;
|
|
uint32_t DOMAIN10_PG_STATUS;
|
|
uint32_t DOMAIN11_PG_STATUS;
|
|
uint32_t DOMAIN16_PG_STATUS;
|
|
uint32_t DOMAIN17_PG_STATUS;
|
|
uint32_t DOMAIN18_PG_STATUS;
|
|
uint32_t DOMAIN19_PG_STATUS;
|
|
uint32_t DOMAIN20_PG_STATUS;
|
|
uint32_t DOMAIN21_PG_STATUS;
|
|
uint32_t DIO_MEM_PWR_CTRL;
|
|
uint32_t DCCG_GATE_DISABLE_CNTL;
|
|
uint32_t DCCG_GATE_DISABLE_CNTL2;
|
|
uint32_t DCFCLK_CNTL;
|
|
uint32_t MICROSECOND_TIME_BASE_DIV;
|
|
uint32_t MILLISECOND_TIME_BASE_DIV;
|
|
uint32_t DISPCLK_FREQ_CHANGE_CNTL;
|
|
uint32_t RBBMIF_TIMEOUT_DIS;
|
|
uint32_t RBBMIF_TIMEOUT_DIS_2;
|
|
uint32_t DCHUBBUB_CRC_CTRL;
|
|
uint32_t DPP_TOP0_DPP_CRC_CTRL;
|
|
uint32_t DPP_TOP0_DPP_CRC_VAL_R_G;
|
|
uint32_t DPP_TOP0_DPP_CRC_VAL_B_A;
|
|
uint32_t MPC_CRC_CTRL;
|
|
uint32_t MPC_CRC_RESULT_GB;
|
|
uint32_t MPC_CRC_RESULT_C;
|
|
uint32_t MPC_CRC_RESULT_AR;
|
|
uint32_t D1VGA_CONTROL;
|
|
uint32_t D2VGA_CONTROL;
|
|
uint32_t D3VGA_CONTROL;
|
|
uint32_t D4VGA_CONTROL;
|
|
uint32_t D5VGA_CONTROL;
|
|
uint32_t D6VGA_CONTROL;
|
|
uint32_t VGA_TEST_CONTROL;
|
|
/* MMHUB registers. read only. temporary hack */
|
|
uint32_t VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32;
|
|
uint32_t VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;
|
|
uint32_t VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32;
|
|
uint32_t VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32;
|
|
uint32_t VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32;
|
|
uint32_t VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32;
|
|
uint32_t VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32;
|
|
uint32_t VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32;
|
|
uint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB;
|
|
uint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB;
|
|
uint32_t MC_VM_SYSTEM_APERTURE_LOW_ADDR;
|
|
uint32_t MC_VM_SYSTEM_APERTURE_HIGH_ADDR;
|
|
uint32_t MC_VM_XGMI_LFB_CNTL;
|
|
uint32_t AZALIA_AUDIO_DTO;
|
|
uint32_t AZALIA_CONTROLLER_CLOCK_GATING;
|
|
uint32_t HPO_TOP_CLOCK_CONTROL;
|
|
uint32_t ODM_MEM_PWR_CTRL3;
|
|
uint32_t DMU_MEM_PWR_CNTL;
|
|
uint32_t MMHUBBUB_MEM_PWR_CNTL;
|
|
uint32_t DCHUBBUB_ARB_HOSTVM_CNTL;
|
|
uint32_t MC_VM_FB_LOCATION_BASE;
|
|
uint32_t MC_VM_FB_LOCATION_TOP;
|
|
uint32_t MC_VM_FB_OFFSET;
|
|
uint32_t HPO_TOP_HW_CONTROL;
|
|
};
|
|
/* set field name */
|
|
#define HWS_SF(blk_name, reg_name, field_name, post_fix)\
|
|
.field_name = blk_name ## reg_name ## __ ## field_name ## post_fix
|
|
|
|
#define HWS_SF1(blk_name, reg_name, field_name, post_fix)\
|
|
.field_name = blk_name ## reg_name ## __ ## blk_name ## field_name ## post_fix
|
|
|
|
|
|
#define HWSEQ_DCEF_MASK_SH_LIST(mask_sh, blk)\
|
|
HWS_SF(blk, CLOCK_CONTROL, DCFE_CLOCK_ENABLE, mask_sh),\
|
|
SF(DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, mask_sh)
|
|
|
|
#define HWSEQ_BLND_MASK_SH_LIST(mask_sh, blk)\
|
|
HWS_SF(blk, V_UPDATE_LOCK, BLND_DCP_GRPH_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(blk, V_UPDATE_LOCK, BLND_SCL_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(blk, V_UPDATE_LOCK, BLND_DCP_GRPH_SURF_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(blk, V_UPDATE_LOCK, BLND_BLND_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(blk, V_UPDATE_LOCK, BLND_V_UPDATE_LOCK_MODE, mask_sh),\
|
|
HWS_SF(blk, CONTROL, BLND_FEEDTHROUGH_EN, mask_sh),\
|
|
HWS_SF(blk, CONTROL, BLND_ALPHA_MODE, mask_sh),\
|
|
HWS_SF(blk, CONTROL, BLND_MODE, mask_sh),\
|
|
HWS_SF(blk, CONTROL, BLND_MULTIPLIED_MODE, mask_sh)
|
|
|
|
#define HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, blk)\
|
|
HWS_SF1(blk, PIXEL_RATE_CNTL, PIXEL_RATE_SOURCE, mask_sh),\
|
|
HWS_SF(blk, PIXEL_RATE_CNTL, DP_DTO0_ENABLE, mask_sh)
|
|
|
|
#define HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, blk)\
|
|
HWS_SF1(blk, PHYPLL_PIXEL_RATE_CNTL, PHYPLL_PIXEL_RATE_SOURCE, mask_sh),\
|
|
HWS_SF1(blk, PHYPLL_PIXEL_RATE_CNTL, PIXEL_RATE_PLL_SOURCE, mask_sh)
|
|
|
|
#if defined(CONFIG_DRM_AMD_DC_SI)
|
|
#define HWSEQ_DCE6_MASK_SH_LIST(mask_sh)\
|
|
.DCFE_CLOCK_ENABLE = CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE ## mask_sh, \
|
|
HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)
|
|
#endif
|
|
|
|
#define HWSEQ_DCE8_MASK_SH_LIST(mask_sh)\
|
|
.DCFE_CLOCK_ENABLE = CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE ## mask_sh, \
|
|
HWS_SF(BLND_, V_UPDATE_LOCK, BLND_DCP_GRPH_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(BLND_, V_UPDATE_LOCK, BLND_SCL_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(BLND_, V_UPDATE_LOCK, BLND_DCP_GRPH_SURF_V_UPDATE_LOCK, mask_sh),\
|
|
HWS_SF(BLND_, CONTROL, BLND_MODE, mask_sh),\
|
|
HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)
|
|
|
|
#define HWSEQ_DCE10_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCEF_MASK_SH_LIST(mask_sh, DCFE_),\
|
|
HWSEQ_BLND_MASK_SH_LIST(mask_sh, BLND_),\
|
|
HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)
|
|
|
|
#define HWSEQ_DCE11_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCE10_MASK_SH_LIST(mask_sh),\
|
|
SF(DCFEV_CLOCK_CONTROL, DCFEV_CLOCK_ENABLE, mask_sh),\
|
|
HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_)
|
|
|
|
#define HWSEQ_DCE112_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCE10_MASK_SH_LIST(mask_sh),\
|
|
HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, CRTC0_)
|
|
|
|
#define HWSEQ_GFX9_DCHUB_MASK_SH_LIST(mask_sh)\
|
|
SF(DCHUB_FB_LOCATION, FB_TOP, mask_sh),\
|
|
SF(DCHUB_FB_LOCATION, FB_BASE, mask_sh),\
|
|
SF(DCHUB_AGP_BASE, AGP_BASE, mask_sh),\
|
|
SF(DCHUB_AGP_BOT, AGP_BOT, mask_sh),\
|
|
SF(DCHUB_AGP_TOP, AGP_TOP, mask_sh)
|
|
|
|
#define HWSEQ_DCE12_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCEF_MASK_SH_LIST(mask_sh, DCFE0_DCFE_),\
|
|
HWSEQ_BLND_MASK_SH_LIST(mask_sh, BLND0_BLND_),\
|
|
HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_),\
|
|
HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, CRTC0_),\
|
|
HWSEQ_GFX9_DCHUB_MASK_SH_LIST(mask_sh)
|
|
|
|
#define HWSEQ_VG20_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCE12_MASK_SH_LIST(mask_sh),\
|
|
HWS_SF(, MC_VM_XGMI_LFB_CNTL, PF_LFB_REGION, mask_sh),\
|
|
HWS_SF(, MC_VM_XGMI_LFB_CNTL, PF_MAX_REGION, mask_sh)
|
|
|
|
#define HWSEQ_DCN_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, OTG0_),\
|
|
HWS_SF1(OTG0_, PHYPLL_PIXEL_RATE_CNTL, PHYPLL_PIXEL_RATE_SOURCE, mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \
|
|
HWS_SF(, DCFCLK_CNTL, DCFCLK_GATE_DIS, mask_sh), \
|
|
HWS_SF(, DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, mask_sh)
|
|
|
|
#define HWSEQ_DCN1_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF1(OTG0_, PHYPLL_PIXEL_RATE_CNTL, PIXEL_RATE_PLL_SOURCE, mask_sh), \
|
|
HWS_SF(, DCHUBBUB_SDPIF_FB_BASE, SDPIF_FB_BASE, mask_sh), \
|
|
HWS_SF(, DCHUBBUB_SDPIF_FB_OFFSET, SDPIF_FB_OFFSET, mask_sh), \
|
|
HWS_SF(, DCHUBBUB_SDPIF_AGP_BASE, SDPIF_AGP_BASE, mask_sh), \
|
|
HWS_SF(, DCHUBBUB_SDPIF_AGP_BOT, SDPIF_AGP_BOT, mask_sh), \
|
|
HWS_SF(, DCHUBBUB_SDPIF_AGP_TOP, SDPIF_AGP_TOP, mask_sh), \
|
|
/* todo: get these from GVM instead of reading registers ourselves */\
|
|
HWS_SF(, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\
|
|
HWS_SF(, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\
|
|
HWS_SF(, VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, LOGICAL_PAGE_NUMBER_HI4, mask_sh),\
|
|
HWS_SF(, VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, LOGICAL_PAGE_NUMBER_LO32, mask_sh),\
|
|
HWS_SF(, VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32, PHYSICAL_PAGE_ADDR_HI4, mask_sh),\
|
|
HWS_SF(, VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32, PHYSICAL_PAGE_ADDR_LO32, mask_sh),\
|
|
HWS_SF(, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, PHYSICAL_PAGE_NUMBER_MSB, mask_sh),\
|
|
HWS_SF(, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB, PHYSICAL_PAGE_NUMBER_LSB, mask_sh),\
|
|
HWS_SF(, MC_VM_SYSTEM_APERTURE_LOW_ADDR, LOGICAL_ADDR, mask_sh),\
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
|
|
HWS_SF(, D1VGA_CONTROL, D1VGA_MODE_ENABLE, mask_sh),\
|
|
HWS_SF(, D2VGA_CONTROL, D2VGA_MODE_ENABLE, mask_sh),\
|
|
HWS_SF(, D3VGA_CONTROL, D3VGA_MODE_ENABLE, mask_sh),\
|
|
HWS_SF(, D4VGA_CONTROL, D4VGA_MODE_ENABLE, mask_sh),\
|
|
HWS_SF(, VGA_TEST_CONTROL, VGA_TEST_ENABLE, mask_sh),\
|
|
HWS_SF(, VGA_TEST_CONTROL, VGA_TEST_RENDER_START, mask_sh)
|
|
|
|
#define HWSEQ_DCN2_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN10_PG_CONFIG, DOMAIN10_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN10_PG_CONFIG, DOMAIN10_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN11_PG_CONFIG, DOMAIN11_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN11_PG_CONFIG, DOMAIN11_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN21_PG_CONFIG, DOMAIN21_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN21_PG_CONFIG, DOMAIN21_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN8_PG_STATUS, DOMAIN8_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN9_PG_STATUS, DOMAIN9_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN10_PG_STATUS, DOMAIN10_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN11_PG_STATUS, DOMAIN11_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN19_PG_STATUS, DOMAIN19_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN20_PG_STATUS, DOMAIN20_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN21_PG_STATUS, DOMAIN21_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)
|
|
|
|
#define HWSEQ_DCN21_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
|
|
HWS_SF(, MMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\
|
|
HWS_SF(, MMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)
|
|
|
|
#define HWSEQ_DCN201_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
|
|
HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh)
|
|
|
|
#define HWSEQ_DCN30_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN2_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \
|
|
HWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_UNASSIGNED_PWR_MODE, mask_sh), \
|
|
HWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_VBLANK_PWR_MODE, mask_sh), \
|
|
HWS_SF(, DMU_MEM_PWR_CNTL, DMCU_ERAM_MEM_PWR_FORCE, mask_sh), \
|
|
HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh)
|
|
|
|
#define HWSEQ_DCN301_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
|
|
HWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_BLON, mask_sh),\
|
|
HWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_DIGON, mask_sh),\
|
|
HWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_DIGON_OVRD, mask_sh),\
|
|
HWS_SF(, PANEL_PWRSEQ0_STATE, PANEL_PWRSEQ_TARGET_STATE_R, mask_sh),\
|
|
HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh)
|
|
|
|
#define HWSEQ_DCN302_MASK_SH_LIST(mask_sh)\
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, mask_sh), \
|
|
HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_GATE, mask_sh), \
|
|
HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN8_PG_STATUS, DOMAIN8_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN9_PG_STATUS, DOMAIN9_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN19_PG_STATUS, DOMAIN19_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DOMAIN20_PG_STATUS, DOMAIN20_PGFSM_PWR_STATUS, mask_sh), \
|
|
HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
|
|
HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh)
|
|
|
|
#define HWSEQ_DCN303_MASK_SH_LIST(mask_sh) \
|
|
HWSEQ_DCN_MASK_SH_LIST(mask_sh), \
|
|
HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
|
|
HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \
|
|
HWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh)
|
|
|
|
#define HWSEQ_REG_FIELD_LIST(type) \
|
|
type DCFE_CLOCK_ENABLE; \
|
|
type DCFEV_CLOCK_ENABLE; \
|
|
type DC_MEM_GLOBAL_PWR_REQ_DIS; \
|
|
type BLND_DCP_GRPH_V_UPDATE_LOCK; \
|
|
type BLND_SCL_V_UPDATE_LOCK; \
|
|
type BLND_DCP_GRPH_SURF_V_UPDATE_LOCK; \
|
|
type BLND_BLND_V_UPDATE_LOCK; \
|
|
type BLND_V_UPDATE_LOCK_MODE; \
|
|
type BLND_FEEDTHROUGH_EN; \
|
|
type BLND_ALPHA_MODE; \
|
|
type BLND_MODE; \
|
|
type BLND_MULTIPLIED_MODE; \
|
|
type DP_DTO0_ENABLE; \
|
|
type PIXEL_RATE_SOURCE; \
|
|
type PHYPLL_PIXEL_RATE_SOURCE; \
|
|
type PIXEL_RATE_PLL_SOURCE; \
|
|
/* todo: get these from GVM instead of reading registers ourselves */\
|
|
type PAGE_DIRECTORY_ENTRY_HI32;\
|
|
type PAGE_DIRECTORY_ENTRY_LO32;\
|
|
type LOGICAL_PAGE_NUMBER_HI4;\
|
|
type LOGICAL_PAGE_NUMBER_LO32;\
|
|
type PHYSICAL_PAGE_ADDR_HI4;\
|
|
type PHYSICAL_PAGE_ADDR_LO32;\
|
|
type PHYSICAL_PAGE_NUMBER_MSB;\
|
|
type PHYSICAL_PAGE_NUMBER_LSB;\
|
|
type LOGICAL_ADDR; \
|
|
type PF_LFB_REGION;\
|
|
type PF_MAX_REGION;\
|
|
type ENABLE_L1_TLB;\
|
|
type SYSTEM_ACCESS_MODE;
|
|
|
|
#define HWSEQ_DCN_REG_FIELD_LIST(type) \
|
|
type HUBP_VTG_SEL; \
|
|
type HUBP_CLOCK_ENABLE; \
|
|
type DPP_CLOCK_ENABLE; \
|
|
type SDPIF_FB_BASE;\
|
|
type SDPIF_FB_OFFSET;\
|
|
type SDPIF_AGP_BASE;\
|
|
type SDPIF_AGP_BOT;\
|
|
type SDPIF_AGP_TOP;\
|
|
type FB_TOP;\
|
|
type FB_BASE;\
|
|
type FB_OFFSET;\
|
|
type AGP_BASE;\
|
|
type AGP_BOT;\
|
|
type AGP_TOP;\
|
|
type DCHUBBUB_GLOBAL_TIMER_ENABLE; \
|
|
type OPP_PIPE_CLOCK_EN;\
|
|
type IP_REQUEST_EN; \
|
|
type DOMAIN0_POWER_FORCEON; \
|
|
type DOMAIN0_POWER_GATE; \
|
|
type DOMAIN1_POWER_FORCEON; \
|
|
type DOMAIN1_POWER_GATE; \
|
|
type DOMAIN2_POWER_FORCEON; \
|
|
type DOMAIN2_POWER_GATE; \
|
|
type DOMAIN3_POWER_FORCEON; \
|
|
type DOMAIN3_POWER_GATE; \
|
|
type DOMAIN4_POWER_FORCEON; \
|
|
type DOMAIN4_POWER_GATE; \
|
|
type DOMAIN5_POWER_FORCEON; \
|
|
type DOMAIN5_POWER_GATE; \
|
|
type DOMAIN6_POWER_FORCEON; \
|
|
type DOMAIN6_POWER_GATE; \
|
|
type DOMAIN7_POWER_FORCEON; \
|
|
type DOMAIN7_POWER_GATE; \
|
|
type DOMAIN8_POWER_FORCEON; \
|
|
type DOMAIN8_POWER_GATE; \
|
|
type DOMAIN9_POWER_FORCEON; \
|
|
type DOMAIN9_POWER_GATE; \
|
|
type DOMAIN10_POWER_FORCEON; \
|
|
type DOMAIN10_POWER_GATE; \
|
|
type DOMAIN11_POWER_FORCEON; \
|
|
type DOMAIN11_POWER_GATE; \
|
|
type DOMAIN16_POWER_FORCEON; \
|
|
type DOMAIN16_POWER_GATE; \
|
|
type DOMAIN17_POWER_FORCEON; \
|
|
type DOMAIN17_POWER_GATE; \
|
|
type DOMAIN18_POWER_FORCEON; \
|
|
type DOMAIN18_POWER_GATE; \
|
|
type DOMAIN19_POWER_FORCEON; \
|
|
type DOMAIN19_POWER_GATE; \
|
|
type DOMAIN20_POWER_FORCEON; \
|
|
type DOMAIN20_POWER_GATE; \
|
|
type DOMAIN21_POWER_FORCEON; \
|
|
type DOMAIN21_POWER_GATE; \
|
|
type DOMAIN0_PGFSM_PWR_STATUS; \
|
|
type DOMAIN1_PGFSM_PWR_STATUS; \
|
|
type DOMAIN2_PGFSM_PWR_STATUS; \
|
|
type DOMAIN3_PGFSM_PWR_STATUS; \
|
|
type DOMAIN4_PGFSM_PWR_STATUS; \
|
|
type DOMAIN5_PGFSM_PWR_STATUS; \
|
|
type DOMAIN6_PGFSM_PWR_STATUS; \
|
|
type DOMAIN7_PGFSM_PWR_STATUS; \
|
|
type DOMAIN8_PGFSM_PWR_STATUS; \
|
|
type DOMAIN9_PGFSM_PWR_STATUS; \
|
|
type DOMAIN10_PGFSM_PWR_STATUS; \
|
|
type DOMAIN11_PGFSM_PWR_STATUS; \
|
|
type DOMAIN16_PGFSM_PWR_STATUS; \
|
|
type DOMAIN17_PGFSM_PWR_STATUS; \
|
|
type DOMAIN18_PGFSM_PWR_STATUS; \
|
|
type DOMAIN19_PGFSM_PWR_STATUS; \
|
|
type DOMAIN20_PGFSM_PWR_STATUS; \
|
|
type DOMAIN21_PGFSM_PWR_STATUS; \
|
|
type DCFCLK_GATE_DIS; \
|
|
type DCHUBBUB_GLOBAL_TIMER_REFDIV; \
|
|
type VGA_TEST_ENABLE; \
|
|
type VGA_TEST_RENDER_START; \
|
|
type D1VGA_MODE_ENABLE; \
|
|
type D2VGA_MODE_ENABLE; \
|
|
type D3VGA_MODE_ENABLE; \
|
|
type D4VGA_MODE_ENABLE; \
|
|
type AZALIA_AUDIO_DTO_MODULE; \
|
|
type ODM_MEM_UNASSIGNED_PWR_MODE; \
|
|
type ODM_MEM_VBLANK_PWR_MODE; \
|
|
type DMCU_ERAM_MEM_PWR_FORCE; \
|
|
type VGA_MEM_PWR_FORCE;
|
|
|
|
#define HWSEQ_DCN3_REG_FIELD_LIST(type) \
|
|
type HPO_HDMISTREAMCLK_GATE_DIS;
|
|
|
|
#define HWSEQ_DCN301_REG_FIELD_LIST(type) \
|
|
type PANEL_BLON;\
|
|
type PANEL_DIGON;\
|
|
type PANEL_DIGON_OVRD;\
|
|
type PANEL_PWRSEQ_TARGET_STATE_R;
|
|
|
|
#define HWSEQ_DCN31_REG_FIELD_LIST(type) \
|
|
type DOMAIN_POWER_FORCEON;\
|
|
type DOMAIN_POWER_GATE;\
|
|
type DOMAIN_PGFSM_PWR_STATUS;\
|
|
type HPO_HDMISTREAMCLK_G_GATE_DIS;\
|
|
type DISABLE_HOSTVM_FORCE_ALLOW_PSTATE;\
|
|
type I2C_LIGHT_SLEEP_FORCE;\
|
|
type HPO_IO_EN;
|
|
|
|
struct dce_hwseq_shift {
|
|
HWSEQ_REG_FIELD_LIST(uint8_t)
|
|
HWSEQ_DCN_REG_FIELD_LIST(uint8_t)
|
|
HWSEQ_DCN3_REG_FIELD_LIST(uint8_t)
|
|
HWSEQ_DCN301_REG_FIELD_LIST(uint8_t)
|
|
HWSEQ_DCN31_REG_FIELD_LIST(uint8_t)
|
|
};
|
|
|
|
struct dce_hwseq_mask {
|
|
HWSEQ_REG_FIELD_LIST(uint32_t)
|
|
HWSEQ_DCN_REG_FIELD_LIST(uint32_t)
|
|
HWSEQ_DCN3_REG_FIELD_LIST(uint32_t)
|
|
HWSEQ_DCN301_REG_FIELD_LIST(uint32_t)
|
|
HWSEQ_DCN31_REG_FIELD_LIST(uint32_t)
|
|
};
|
|
|
|
|
|
enum blnd_mode {
|
|
BLND_MODE_CURRENT_PIPE = 0,/* Data from current pipe only */
|
|
BLND_MODE_OTHER_PIPE, /* Data from other pipe only */
|
|
BLND_MODE_BLENDING,/* Alpha blending - blend 'current' and 'other' */
|
|
};
|
|
|
|
struct dce_hwseq;
|
|
struct pipe_ctx;
|
|
struct clock_source;
|
|
|
|
void dce_enable_fe_clock(struct dce_hwseq *hwss,
|
|
unsigned int inst, bool enable);
|
|
|
|
void dce_pipe_control_lock(struct dc *dc,
|
|
struct pipe_ctx *pipe,
|
|
bool lock);
|
|
|
|
void dce_set_blender_mode(struct dce_hwseq *hws,
|
|
unsigned int blnd_inst, enum blnd_mode mode);
|
|
|
|
#if defined(CONFIG_DRM_AMD_DC_SI)
|
|
void dce60_pipe_control_lock(struct dc *dc,
|
|
struct pipe_ctx *pipe,
|
|
bool lock);
|
|
#endif
|
|
|
|
void dce_clock_gating_power_up(struct dce_hwseq *hws,
|
|
bool enable);
|
|
|
|
void dce_crtc_switch_to_clk_src(struct dce_hwseq *hws,
|
|
struct clock_source *clk_src,
|
|
unsigned int tg_inst);
|
|
|
|
bool dce_use_lut(enum surface_pixel_format format);
|
|
#endif /*__DCE_HWSEQ_H__*/
|