245 lines
8.2 KiB
C
245 lines
8.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* mt8192-afe-clk.h -- Mediatek 8192 afe clock ctrl definition
|
|
*
|
|
* Copyright (c) 2020 MediaTek Inc.
|
|
* Author: Shane Chien <shane.chien@mediatek.com>
|
|
*/
|
|
|
|
#ifndef _MT8192_AFE_CLOCK_CTRL_H_
|
|
#define _MT8192_AFE_CLOCK_CTRL_H_
|
|
|
|
#define AP_PLL_CON3 0x0014
|
|
#define APLL1_CON0 0x0318
|
|
#define APLL1_CON1 0x031c
|
|
#define APLL1_CON2 0x0320
|
|
#define APLL1_CON4 0x0328
|
|
#define APLL1_TUNER_CON0 0x0040
|
|
|
|
#define APLL2_CON0 0x032c
|
|
#define APLL2_CON1 0x0330
|
|
#define APLL2_CON2 0x0334
|
|
#define APLL2_CON4 0x033c
|
|
#define APLL2_TUNER_CON0 0x0044
|
|
|
|
#define CLK_CFG_7 0x0080
|
|
#define CLK_CFG_8 0x0090
|
|
#define CLK_CFG_11 0x00c0
|
|
#define CLK_CFG_12 0x00d0
|
|
#define CLK_CFG_13 0x00e0
|
|
#define CLK_CFG_15 0x0100
|
|
|
|
#define CLK_AUDDIV_0 0x0320
|
|
#define CLK_AUDDIV_2 0x0328
|
|
#define CLK_AUDDIV_3 0x0334
|
|
#define CLK_AUDDIV_4 0x0338
|
|
#define CKSYS_AUD_TOP_CFG 0x032c
|
|
#define CKSYS_AUD_TOP_MON 0x0330
|
|
|
|
#define PERI_BUS_DCM_CTRL 0x0074
|
|
#define MODULE_SW_CG_1_STA 0x0094
|
|
#define MODULE_SW_CG_2_STA 0x00ac
|
|
|
|
/* CLK_AUDDIV_0 */
|
|
#define APLL12_DIV0_PDN_SFT 0
|
|
#define APLL12_DIV0_PDN_MASK 0x1
|
|
#define APLL12_DIV0_PDN_MASK_SFT (0x1 << 0)
|
|
#define APLL12_DIV1_PDN_SFT 1
|
|
#define APLL12_DIV1_PDN_MASK 0x1
|
|
#define APLL12_DIV1_PDN_MASK_SFT (0x1 << 1)
|
|
#define APLL12_DIV2_PDN_SFT 2
|
|
#define APLL12_DIV2_PDN_MASK 0x1
|
|
#define APLL12_DIV2_PDN_MASK_SFT (0x1 << 2)
|
|
#define APLL12_DIV3_PDN_SFT 3
|
|
#define APLL12_DIV3_PDN_MASK 0x1
|
|
#define APLL12_DIV3_PDN_MASK_SFT (0x1 << 3)
|
|
#define APLL12_DIV4_PDN_SFT 4
|
|
#define APLL12_DIV4_PDN_MASK 0x1
|
|
#define APLL12_DIV4_PDN_MASK_SFT (0x1 << 4)
|
|
#define APLL12_DIVB_PDN_SFT 5
|
|
#define APLL12_DIVB_PDN_MASK 0x1
|
|
#define APLL12_DIVB_PDN_MASK_SFT (0x1 << 5)
|
|
#define APLL12_DIV5_PDN_SFT 6
|
|
#define APLL12_DIV5_PDN_MASK 0x1
|
|
#define APLL12_DIV5_PDN_MASK_SFT (0x1 << 6)
|
|
#define APLL12_DIV6_PDN_SFT 7
|
|
#define APLL12_DIV6_PDN_MASK 0x1
|
|
#define APLL12_DIV6_PDN_MASK_SFT (0x1 << 7)
|
|
#define APLL12_DIV7_PDN_SFT 8
|
|
#define APLL12_DIV7_PDN_MASK 0x1
|
|
#define APLL12_DIV7_PDN_MASK_SFT (0x1 << 8)
|
|
#define APLL12_DIV8_PDN_SFT 9
|
|
#define APLL12_DIV8_PDN_MASK 0x1
|
|
#define APLL12_DIV8_PDN_MASK_SFT (0x1 << 9)
|
|
#define APLL12_DIV9_PDN_SFT 10
|
|
#define APLL12_DIV9_PDN_MASK 0x1
|
|
#define APLL12_DIV9_PDN_MASK_SFT (0x1 << 10)
|
|
#define APLL_I2S0_MCK_SEL_SFT 16
|
|
#define APLL_I2S0_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S0_MCK_SEL_MASK_SFT (0x1 << 16)
|
|
#define APLL_I2S1_MCK_SEL_SFT 17
|
|
#define APLL_I2S1_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S1_MCK_SEL_MASK_SFT (0x1 << 17)
|
|
#define APLL_I2S2_MCK_SEL_SFT 18
|
|
#define APLL_I2S2_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S2_MCK_SEL_MASK_SFT (0x1 << 18)
|
|
#define APLL_I2S3_MCK_SEL_SFT 19
|
|
#define APLL_I2S3_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S3_MCK_SEL_MASK_SFT (0x1 << 19)
|
|
#define APLL_I2S4_MCK_SEL_SFT 20
|
|
#define APLL_I2S4_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S4_MCK_SEL_MASK_SFT (0x1 << 20)
|
|
#define APLL_I2S5_MCK_SEL_SFT 21
|
|
#define APLL_I2S5_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S5_MCK_SEL_MASK_SFT (0x1 << 21)
|
|
#define APLL_I2S6_MCK_SEL_SFT 22
|
|
#define APLL_I2S6_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S6_MCK_SEL_MASK_SFT (0x1 << 22)
|
|
#define APLL_I2S7_MCK_SEL_SFT 23
|
|
#define APLL_I2S7_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S7_MCK_SEL_MASK_SFT (0x1 << 23)
|
|
#define APLL_I2S8_MCK_SEL_SFT 24
|
|
#define APLL_I2S8_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S8_MCK_SEL_MASK_SFT (0x1 << 24)
|
|
#define APLL_I2S9_MCK_SEL_SFT 25
|
|
#define APLL_I2S9_MCK_SEL_MASK 0x1
|
|
#define APLL_I2S9_MCK_SEL_MASK_SFT (0x1 << 25)
|
|
|
|
/* CLK_AUDDIV_2 */
|
|
#define APLL12_CK_DIV0_SFT 0
|
|
#define APLL12_CK_DIV0_MASK 0xff
|
|
#define APLL12_CK_DIV0_MASK_SFT (0xff << 0)
|
|
#define APLL12_CK_DIV1_SFT 8
|
|
#define APLL12_CK_DIV1_MASK 0xff
|
|
#define APLL12_CK_DIV1_MASK_SFT (0xff << 8)
|
|
#define APLL12_CK_DIV2_SFT 16
|
|
#define APLL12_CK_DIV2_MASK 0xff
|
|
#define APLL12_CK_DIV2_MASK_SFT (0xff << 16)
|
|
#define APLL12_CK_DIV3_SFT 24
|
|
#define APLL12_CK_DIV3_MASK 0xff
|
|
#define APLL12_CK_DIV3_MASK_SFT (0xff << 24)
|
|
|
|
/* CLK_AUDDIV_3 */
|
|
#define APLL12_CK_DIV4_SFT 0
|
|
#define APLL12_CK_DIV4_MASK 0xff
|
|
#define APLL12_CK_DIV4_MASK_SFT (0xff << 0)
|
|
#define APLL12_CK_DIVB_SFT 8
|
|
#define APLL12_CK_DIVB_MASK 0xff
|
|
#define APLL12_CK_DIVB_MASK_SFT (0xff << 8)
|
|
#define APLL12_CK_DIV5_SFT 16
|
|
#define APLL12_CK_DIV5_MASK 0xff
|
|
#define APLL12_CK_DIV5_MASK_SFT (0xff << 16)
|
|
#define APLL12_CK_DIV6_SFT 24
|
|
#define APLL12_CK_DIV6_MASK 0xff
|
|
#define APLL12_CK_DIV6_MASK_SFT (0xff << 24)
|
|
|
|
/* CLK_AUDDIV_4 */
|
|
#define APLL12_CK_DIV7_SFT 0
|
|
#define APLL12_CK_DIV7_MASK 0xff
|
|
#define APLL12_CK_DIV7_MASK_SFT (0xff << 0)
|
|
#define APLL12_CK_DIV8_SFT 8
|
|
#define APLL12_CK_DIV8_MASK 0xff
|
|
#define APLL12_CK_DIV8_MASK_SFT (0xff << 0)
|
|
#define APLL12_CK_DIV9_SFT 16
|
|
#define APLL12_CK_DIV9_MASK 0xff
|
|
#define APLL12_CK_DIV9_MASK_SFT (0xff << 0)
|
|
|
|
/* AUD_TOP_CFG */
|
|
#define AUD_TOP_CFG_SFT 0
|
|
#define AUD_TOP_CFG_MASK 0xffffffff
|
|
#define AUD_TOP_CFG_MASK_SFT (0xffffffff << 0)
|
|
|
|
/* AUD_TOP_MON */
|
|
#define AUD_TOP_MON_SFT 0
|
|
#define AUD_TOP_MON_MASK 0xffffffff
|
|
#define AUD_TOP_MON_MASK_SFT (0xffffffff << 0)
|
|
|
|
/* CLK_AUDDIV_3 */
|
|
#define APLL12_CK_DIV5_MSB_SFT 0
|
|
#define APLL12_CK_DIV5_MSB_MASK 0xf
|
|
#define APLL12_CK_DIV5_MSB_MASK_SFT (0xf << 0)
|
|
#define RESERVED0_SFT 4
|
|
#define RESERVED0_MASK 0xfffffff
|
|
#define RESERVED0_MASK_SFT (0xfffffff << 4)
|
|
|
|
/* APLL */
|
|
#define APLL1_W_NAME "APLL1"
|
|
#define APLL2_W_NAME "APLL2"
|
|
enum {
|
|
MT8192_APLL1 = 0,
|
|
MT8192_APLL2,
|
|
};
|
|
|
|
enum {
|
|
CLK_AFE = 0,
|
|
CLK_TML,
|
|
CLK_APLL22M,
|
|
CLK_APLL24M,
|
|
CLK_APLL1_TUNER,
|
|
CLK_APLL2_TUNER,
|
|
CLK_NLE,
|
|
CLK_INFRA_SYS_AUDIO,
|
|
CLK_INFRA_AUDIO_26M,
|
|
CLK_MUX_AUDIO,
|
|
CLK_MUX_AUDIOINTBUS,
|
|
CLK_TOP_MAINPLL_D4_D4,
|
|
/* apll related mux */
|
|
CLK_TOP_MUX_AUD_1,
|
|
CLK_TOP_APLL1_CK,
|
|
CLK_TOP_MUX_AUD_2,
|
|
CLK_TOP_APLL2_CK,
|
|
CLK_TOP_MUX_AUD_ENG1,
|
|
CLK_TOP_APLL1_D4,
|
|
CLK_TOP_MUX_AUD_ENG2,
|
|
CLK_TOP_APLL2_D4,
|
|
CLK_TOP_MUX_AUDIO_H,
|
|
CLK_TOP_I2S0_M_SEL,
|
|
CLK_TOP_I2S1_M_SEL,
|
|
CLK_TOP_I2S2_M_SEL,
|
|
CLK_TOP_I2S3_M_SEL,
|
|
CLK_TOP_I2S4_M_SEL,
|
|
CLK_TOP_I2S5_M_SEL,
|
|
CLK_TOP_I2S6_M_SEL,
|
|
CLK_TOP_I2S7_M_SEL,
|
|
CLK_TOP_I2S8_M_SEL,
|
|
CLK_TOP_I2S9_M_SEL,
|
|
CLK_TOP_APLL12_DIV0,
|
|
CLK_TOP_APLL12_DIV1,
|
|
CLK_TOP_APLL12_DIV2,
|
|
CLK_TOP_APLL12_DIV3,
|
|
CLK_TOP_APLL12_DIV4,
|
|
CLK_TOP_APLL12_DIVB,
|
|
CLK_TOP_APLL12_DIV5,
|
|
CLK_TOP_APLL12_DIV6,
|
|
CLK_TOP_APLL12_DIV7,
|
|
CLK_TOP_APLL12_DIV8,
|
|
CLK_TOP_APLL12_DIV9,
|
|
CLK_CLK26M,
|
|
CLK_NUM
|
|
};
|
|
|
|
struct mtk_base_afe;
|
|
|
|
int mt8192_init_clock(struct mtk_base_afe *afe);
|
|
int mt8192_afe_enable_clock(struct mtk_base_afe *afe);
|
|
void mt8192_afe_disable_clock(struct mtk_base_afe *afe);
|
|
|
|
int mt8192_apll1_enable(struct mtk_base_afe *afe);
|
|
void mt8192_apll1_disable(struct mtk_base_afe *afe);
|
|
|
|
int mt8192_apll2_enable(struct mtk_base_afe *afe);
|
|
void mt8192_apll2_disable(struct mtk_base_afe *afe);
|
|
|
|
int mt8192_get_apll_rate(struct mtk_base_afe *afe, int apll);
|
|
int mt8192_get_apll_by_rate(struct mtk_base_afe *afe, int rate);
|
|
int mt8192_get_apll_by_name(struct mtk_base_afe *afe, const char *name);
|
|
|
|
/* these will be replaced by using CCF */
|
|
int mt8192_mck_enable(struct mtk_base_afe *afe, int mck_id, int rate);
|
|
void mt8192_mck_disable(struct mtk_base_afe *afe, int mck_id);
|
|
|
|
int mt8192_set_audio_int_bus_parent(struct mtk_base_afe *afe,
|
|
int clk_id);
|
|
|
|
#endif
|