668 lines
18 KiB
Plaintext
668 lines
18 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0-only
|
||
|
/*
|
||
|
* at91sam9261.dtsi - Device Tree Include file for AT91SAM9261 SoC
|
||
|
*
|
||
|
* Copyright (C) 2013 Jean-Jacques Hiblot <jjhiblot@traphandler.com>
|
||
|
*/
|
||
|
|
||
|
#include <dt-bindings/pinctrl/at91.h>
|
||
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
#include <dt-bindings/clock/at91.h>
|
||
|
#include <dt-bindings/mfd/at91-usart.h>
|
||
|
|
||
|
/ {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
model = "Atmel AT91SAM9261 family SoC";
|
||
|
compatible = "atmel,at91sam9261";
|
||
|
interrupt-parent = <&aic>;
|
||
|
|
||
|
aliases {
|
||
|
serial0 = &dbgu;
|
||
|
serial1 = &usart0;
|
||
|
serial2 = &usart1;
|
||
|
serial3 = &usart2;
|
||
|
gpio0 = &pioA;
|
||
|
gpio1 = &pioB;
|
||
|
gpio2 = &pioC;
|
||
|
tcb0 = &tcb0;
|
||
|
i2c0 = &i2c0;
|
||
|
ssc0 = &ssc0;
|
||
|
ssc1 = &ssc1;
|
||
|
ssc2 = &ssc2;
|
||
|
};
|
||
|
|
||
|
cpus {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
|
||
|
cpu@0 {
|
||
|
compatible = "arm,arm926ej-s";
|
||
|
device_type = "cpu";
|
||
|
reg = <0>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
memory@20000000 {
|
||
|
device_type = "memory";
|
||
|
reg = <0x20000000 0x08000000>;
|
||
|
};
|
||
|
|
||
|
clocks {
|
||
|
main_xtal: main_xtal {
|
||
|
compatible = "fixed-clock";
|
||
|
#clock-cells = <0>;
|
||
|
clock-frequency = <0>;
|
||
|
};
|
||
|
|
||
|
slow_xtal: slow_xtal {
|
||
|
compatible = "fixed-clock";
|
||
|
#clock-cells = <0>;
|
||
|
clock-frequency = <0>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
sram: sram@300000 {
|
||
|
compatible = "mmio-sram";
|
||
|
reg = <0x00300000 0x28000>;
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
ranges = <0 0x00300000 0x28000>;
|
||
|
};
|
||
|
|
||
|
ahb {
|
||
|
compatible = "simple-bus";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
ranges;
|
||
|
|
||
|
usb0: ohci@500000 {
|
||
|
compatible = "atmel,at91rm9200-ohci", "usb-ohci";
|
||
|
reg = <0x00500000 0x100000>;
|
||
|
interrupts = <20 IRQ_TYPE_LEVEL_HIGH 2>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 20>, <&pmc PMC_TYPE_SYSTEM 16>, <&pmc PMC_TYPE_SYSTEM 6>;
|
||
|
clock-names = "ohci_clk", "hclk", "uhpck";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
fb0: fb@600000 {
|
||
|
compatible = "atmel,at91sam9261-lcdc";
|
||
|
reg = <0x00600000 0x1000>;
|
||
|
interrupts = <21 IRQ_TYPE_LEVEL_HIGH 3>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_fb>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 21>, <&pmc PMC_TYPE_SYSTEM 17>;
|
||
|
clock-names = "lcdc_clk", "hclk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
ebi: ebi@10000000 {
|
||
|
compatible = "atmel,at91sam9261-ebi";
|
||
|
#address-cells = <2>;
|
||
|
#size-cells = <1>;
|
||
|
atmel,smc = <&smc>;
|
||
|
atmel,matrix = <&matrix>;
|
||
|
reg = <0x10000000 0x80000000>;
|
||
|
ranges = <0x0 0x0 0x10000000 0x10000000
|
||
|
0x1 0x0 0x20000000 0x10000000
|
||
|
0x2 0x0 0x30000000 0x10000000
|
||
|
0x3 0x0 0x40000000 0x10000000
|
||
|
0x4 0x0 0x50000000 0x10000000
|
||
|
0x5 0x0 0x60000000 0x10000000
|
||
|
0x6 0x0 0x70000000 0x10000000
|
||
|
0x7 0x0 0x80000000 0x10000000>;
|
||
|
clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
|
||
|
status = "disabled";
|
||
|
|
||
|
nand_controller: nand-controller {
|
||
|
compatible = "atmel,at91sam9261-nand-controller";
|
||
|
#address-cells = <2>;
|
||
|
#size-cells = <1>;
|
||
|
ranges;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
};
|
||
|
|
||
|
apb {
|
||
|
compatible = "simple-bus";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
ranges;
|
||
|
|
||
|
tcb0: timer@fffa0000 {
|
||
|
compatible = "atmel,at91rm9200-tcb", "simple-mfd", "syscon";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
reg = <0xfffa0000 0x100>;
|
||
|
interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>,
|
||
|
<18 IRQ_TYPE_LEVEL_HIGH 0>,
|
||
|
<19 IRQ_TYPE_LEVEL_HIGH 0>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 17>, <&pmc PMC_TYPE_PERIPHERAL 18>, <&pmc PMC_TYPE_PERIPHERAL 19>, <&slow_xtal>;
|
||
|
clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
|
||
|
};
|
||
|
|
||
|
usb1: gadget@fffa4000 {
|
||
|
compatible = "atmel,at91sam9261-udc";
|
||
|
reg = <0xfffa4000 0x4000>;
|
||
|
interrupts = <10 IRQ_TYPE_LEVEL_HIGH 2>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 10>, <&pmc PMC_TYPE_SYSTEM 7>;
|
||
|
clock-names = "pclk", "hclk";
|
||
|
atmel,matrix = <&matrix>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
mmc0: mmc@fffa8000 {
|
||
|
compatible = "atmel,hsmci";
|
||
|
reg = <0xfffa8000 0x600>;
|
||
|
interrupts = <9 IRQ_TYPE_LEVEL_HIGH 0>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_mmc0_clk>, <&pinctrl_mmc0_slot0_cmd_dat0>, <&pinctrl_mmc0_slot0_dat1_3>;
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 9>;
|
||
|
clock-names = "mci_clk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
i2c0: i2c@fffac000 {
|
||
|
compatible = "atmel,at91sam9261-i2c";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c_twi>;
|
||
|
reg = <0xfffac000 0x100>;
|
||
|
interrupts = <11 IRQ_TYPE_LEVEL_HIGH 6>;
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 11>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
usart0: serial@fffb0000 {
|
||
|
compatible = "atmel,at91sam9260-usart";
|
||
|
reg = <0xfffb0000 0x200>;
|
||
|
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||
|
interrupts = <6 IRQ_TYPE_LEVEL_HIGH 5>;
|
||
|
atmel,use-dma-rx;
|
||
|
atmel,use-dma-tx;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usart0>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 6>;
|
||
|
clock-names = "usart";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
usart1: serial@fffb4000 {
|
||
|
compatible = "atmel,at91sam9260-usart";
|
||
|
reg = <0xfffb4000 0x200>;
|
||
|
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||
|
interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
|
||
|
atmel,use-dma-rx;
|
||
|
atmel,use-dma-tx;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usart1>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 7>;
|
||
|
clock-names = "usart";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
usart2: serial@fffb8000{
|
||
|
compatible = "atmel,at91sam9260-usart";
|
||
|
reg = <0xfffb8000 0x200>;
|
||
|
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||
|
interrupts = <8 IRQ_TYPE_LEVEL_HIGH 5>;
|
||
|
atmel,use-dma-rx;
|
||
|
atmel,use-dma-tx;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usart2>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 8>;
|
||
|
clock-names = "usart";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
ssc0: ssc@fffbc000 {
|
||
|
compatible = "atmel,at91rm9200-ssc";
|
||
|
reg = <0xfffbc000 0x4000>;
|
||
|
interrupts = <14 IRQ_TYPE_LEVEL_HIGH 5>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 14>;
|
||
|
clock-names = "pclk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
ssc1: ssc@fffc0000 {
|
||
|
compatible = "atmel,at91rm9200-ssc";
|
||
|
reg = <0xfffc0000 0x4000>;
|
||
|
interrupts = <15 IRQ_TYPE_LEVEL_HIGH 5>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 15>;
|
||
|
clock-names = "pclk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
ssc2: ssc@fffc4000 {
|
||
|
compatible = "atmel,at91rm9200-ssc";
|
||
|
reg = <0xfffc4000 0x4000>;
|
||
|
interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_ssc2_tx &pinctrl_ssc2_rx>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 16>;
|
||
|
clock-names = "pclk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
spi0: spi@fffc8000 {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
compatible = "atmel,at91rm9200-spi";
|
||
|
reg = <0xfffc8000 0x200>;
|
||
|
cs-gpios = <0>, <0>, <0>, <0>;
|
||
|
interrupts = <12 IRQ_TYPE_LEVEL_HIGH 3>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_spi0>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 12>;
|
||
|
clock-names = "spi_clk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
spi1: spi@fffcc000 {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
compatible = "atmel,at91rm9200-spi";
|
||
|
reg = <0xfffcc000 0x200>;
|
||
|
interrupts = <13 IRQ_TYPE_LEVEL_HIGH 3>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_spi1>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 13>;
|
||
|
clock-names = "spi_clk";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
ramc: ramc@ffffea00 {
|
||
|
compatible = "atmel,at91sam9260-sdramc";
|
||
|
reg = <0xffffea00 0x200>;
|
||
|
};
|
||
|
|
||
|
smc: smc@ffffec00 {
|
||
|
compatible = "atmel,at91sam9260-smc", "syscon";
|
||
|
reg = <0xffffec00 0x200>;
|
||
|
};
|
||
|
|
||
|
matrix: matrix@ffffee00 {
|
||
|
compatible = "atmel,at91sam9261-matrix", "syscon";
|
||
|
reg = <0xffffee00 0x200>;
|
||
|
};
|
||
|
|
||
|
aic: interrupt-controller@fffff000 {
|
||
|
#interrupt-cells = <3>;
|
||
|
compatible = "atmel,at91rm9200-aic";
|
||
|
interrupt-controller;
|
||
|
reg = <0xfffff000 0x200>;
|
||
|
atmel,external-irqs = <29 30 31>;
|
||
|
};
|
||
|
|
||
|
dbgu: serial@fffff200 {
|
||
|
compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
|
||
|
reg = <0xfffff200 0x200>;
|
||
|
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
|
||
|
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_dbgu>;
|
||
|
clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
|
||
|
clock-names = "usart";
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
pinctrl@fffff400 {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
|
||
|
ranges = <0xfffff400 0xfffff400 0x600>;
|
||
|
|
||
|
atmel,mux-mask =
|
||
|
/* A B */
|
||
|
<0xffffffff 0xfffffff7>, /* pioA */
|
||
|
<0xffffffff 0xfffffff4>, /* pioB */
|
||
|
<0xffffffff 0xffffff07>; /* pioC */
|
||
|
|
||
|
/* shared pinctrl settings */
|
||
|
dbgu {
|
||
|
pinctrl_dbgu: dbgu-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
usart0 {
|
||
|
pinctrl_usart0: usart0-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usart0_rts: usart0_rts-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 10 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usart0_cts: usart0_cts-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 11 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
usart1 {
|
||
|
pinctrl_usart1: usart1-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 12 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOC 13 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usart1_rts: usart1_rts-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 12 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usart1_cts: usart1_cts-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 13 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
usart2 {
|
||
|
pinctrl_usart2: usart2-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 14 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOC 15 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usart2_rts: usart2_rts-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 15 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usart2_cts: usart2_cts-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 16 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
nand {
|
||
|
pinctrl_nand_rb: nand-rb-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 15 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
|
||
|
pinctrl_nand_cs: nand-cs-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 14 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
mmc0 {
|
||
|
pinctrl_mmc0_clk: mmc0_clk-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 2 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 1 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOA 0 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
|
||
|
pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 4 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOA 5 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>,
|
||
|
<AT91_PIOA 6 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
ssc0 {
|
||
|
pinctrl_ssc0_tx: ssc0_tx-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOB 21 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 22 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 23 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_ssc0_rx: ssc0_rx-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOB 24 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 25 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 26 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
ssc1 {
|
||
|
pinctrl_ssc1_tx: ssc1_tx-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 17 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 18 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 19 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_ssc1_rx: ssc1_rx-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 20 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 21 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 22 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
ssc2 {
|
||
|
pinctrl_ssc2_tx: ssc2_tx-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOC 27 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_ssc2_rx: ssc2_rx-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOC 28 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOC 29 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOC 30 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
spi0 {
|
||
|
pinctrl_spi0: spi0-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
spi1 {
|
||
|
pinctrl_spi1: spi1-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 31 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 29 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
tcb0 {
|
||
|
pinctrl_tcb0_tclk0: tcb0_tclk0-0 {
|
||
|
atmel,pins = <AT91_PIOC 16 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tclk1: tcb0_tclk1-0 {
|
||
|
atmel,pins = <AT91_PIOC 17 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tclk2: tcb0_tclk2-0 {
|
||
|
atmel,pins = <AT91_PIOC 18 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tioa0: tcb0_tioa0-0 {
|
||
|
atmel,pins = <AT91_PIOC 19 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tioa1: tcb0_tioa1-0 {
|
||
|
atmel,pins = <AT91_PIOC 21 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tioa2: tcb0_tioa2-0 {
|
||
|
atmel,pins = <AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tiob0: tcb0_tiob0-0 {
|
||
|
atmel,pins = <AT91_PIOC 20 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tiob1: tcb0_tiob1-0 {
|
||
|
atmel,pins = <AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tcb0_tiob2: tcb0_tiob2-0 {
|
||
|
atmel,pins = <AT91_PIOC 24 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
i2c0 {
|
||
|
pinctrl_i2c_bitbang: i2c-0-bitbang {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 7 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 8 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
pinctrl_i2c_twi: i2c-0-twi {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
fb {
|
||
|
pinctrl_fb: fb-0 {
|
||
|
atmel,pins =
|
||
|
<AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 3 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 10 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 11 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 15 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 16 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 17 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 18 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 23 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 24 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 25 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 26 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 27 AT91_PERIPH_B AT91_PINCTRL_NONE>,
|
||
|
<AT91_PIOB 28 AT91_PERIPH_B AT91_PINCTRL_NONE>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
pioA: gpio@fffff400 {
|
||
|
compatible = "atmel,at91rm9200-gpio";
|
||
|
reg = <0xfffff400 0x200>;
|
||
|
interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
|
||
|
#gpio-cells = <2>;
|
||
|
gpio-controller;
|
||
|
interrupt-controller;
|
||
|
#interrupt-cells = <2>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 2>;
|
||
|
};
|
||
|
|
||
|
pioB: gpio@fffff600 {
|
||
|
compatible = "atmel,at91rm9200-gpio";
|
||
|
reg = <0xfffff600 0x200>;
|
||
|
interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
|
||
|
#gpio-cells = <2>;
|
||
|
gpio-controller;
|
||
|
interrupt-controller;
|
||
|
#interrupt-cells = <2>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 3>;
|
||
|
};
|
||
|
|
||
|
pioC: gpio@fffff800 {
|
||
|
compatible = "atmel,at91rm9200-gpio";
|
||
|
reg = <0xfffff800 0x200>;
|
||
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
|
||
|
#gpio-cells = <2>;
|
||
|
gpio-controller;
|
||
|
interrupt-controller;
|
||
|
#interrupt-cells = <2>;
|
||
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 4>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
pmc: pmc@fffffc00 {
|
||
|
compatible = "atmel,at91sam9261-pmc", "syscon";
|
||
|
reg = <0xfffffc00 0x100>;
|
||
|
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
|
||
|
#clock-cells = <2>;
|
||
|
clocks = <&slow_xtal>, <&main_xtal>;
|
||
|
clock-names = "slow_xtal", "main_xtal";
|
||
|
};
|
||
|
|
||
|
reset-controller@fffffd00 {
|
||
|
compatible = "atmel,at91sam9260-rstc";
|
||
|
reg = <0xfffffd00 0x10>;
|
||
|
clocks = <&slow_xtal>;
|
||
|
};
|
||
|
|
||
|
shdwc@fffffd10 {
|
||
|
compatible = "atmel,at91sam9260-shdwc";
|
||
|
reg = <0xfffffd10 0x10>;
|
||
|
clocks = <&slow_xtal>;
|
||
|
};
|
||
|
|
||
|
pit: timer@fffffd30 {
|
||
|
compatible = "atmel,at91sam9260-pit";
|
||
|
reg = <0xfffffd30 0xf>;
|
||
|
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
|
||
|
clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
|
||
|
};
|
||
|
|
||
|
rtc@fffffd20 {
|
||
|
compatible = "atmel,at91sam9260-rtt";
|
||
|
reg = <0xfffffd20 0x10>;
|
||
|
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
|
||
|
clocks = <&slow_xtal>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
watchdog@fffffd40 {
|
||
|
compatible = "atmel,at91sam9260-wdt";
|
||
|
reg = <0xfffffd40 0x10>;
|
||
|
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
|
||
|
clocks = <&slow_xtal>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
gpbr: syscon@fffffd50 {
|
||
|
compatible = "atmel,at91sam9260-gpbr", "syscon";
|
||
|
reg = <0xfffffd50 0x10>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
};
|
||
|
};
|
||
|
|
||
|
i2c-gpio-0 {
|
||
|
compatible = "i2c-gpio";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c_bitbang>;
|
||
|
gpios = <&pioA 7 GPIO_ACTIVE_HIGH>, /* sda */
|
||
|
<&pioA 8 GPIO_ACTIVE_HIGH>; /* scl */
|
||
|
i2c-gpio,sda-open-drain;
|
||
|
i2c-gpio,scl-open-drain;
|
||
|
i2c-gpio,delay-us = <2>; /* ~100 kHz */
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
};
|