460 lines
18 KiB
C
460 lines
18 KiB
C
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
|
/*
|
||
|
|
* linux/arch/arm/mach-omap1/mux.c
|
||
|
|
*
|
||
|
|
* OMAP1 pin multiplexing configurations
|
||
|
|
*
|
||
|
|
* Copyright (C) 2003 - 2008 Nokia Corporation
|
||
|
|
*
|
||
|
|
* Written by Tony Lindgren
|
||
|
|
*/
|
||
|
|
#include <linux/module.h>
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <linux/io.h>
|
||
|
|
#include <linux/spinlock.h>
|
||
|
|
#include <linux/soc/ti/omap1-io.h>
|
||
|
|
|
||
|
|
#include "hardware.h"
|
||
|
|
#include "mux.h"
|
||
|
|
|
||
|
|
#ifdef CONFIG_OMAP_MUX
|
||
|
|
|
||
|
|
static struct omap_mux_cfg arch_mux_cfg;
|
||
|
|
|
||
|
|
#if defined(CONFIG_ARCH_OMAP15XX) || defined(CONFIG_ARCH_OMAP16XX)
|
||
|
|
static struct pin_config omap1xxx_pins[] = {
|
||
|
|
/*
|
||
|
|
* description mux mode mux pull pull pull pu_pd pu dbg
|
||
|
|
* reg offset mode reg bit ena reg
|
||
|
|
*/
|
||
|
|
MUX_CFG("UART1_TX", 9, 21, 1, 2, 3, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("UART1_RTS", 9, 12, 1, 2, 0, 0, NA, 0, 0)
|
||
|
|
|
||
|
|
/* UART2 (COM_UART_GATING), conflicts with USB2 */
|
||
|
|
MUX_CFG("UART2_TX", C, 27, 1, 3, 3, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("UART2_RX", C, 18, 0, 3, 1, 1, NA, 0, 0)
|
||
|
|
MUX_CFG("UART2_CTS", C, 21, 0, 3, 1, 1, NA, 0, 0)
|
||
|
|
MUX_CFG("UART2_RTS", C, 24, 1, 3, 2, 0, NA, 0, 0)
|
||
|
|
|
||
|
|
/* UART3 (GIGA_UART_GATING) */
|
||
|
|
MUX_CFG("UART3_TX", 6, 0, 1, 0, 30, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("UART3_RX", 6, 3, 0, 0, 31, 1, NA, 0, 0)
|
||
|
|
MUX_CFG("UART3_CTS", 5, 12, 2, 0, 24, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("UART3_RTS", 5, 15, 2, 0, 25, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("UART3_CLKREQ", 9, 27, 0, 2, 5, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("UART3_BCLK", A, 0, 0, 2, 6, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("Y15_1610_UART3_RTS", A, 0, 1, 2, 6, 0, NA, 0, 0)
|
||
|
|
|
||
|
|
/* PWT & PWL, conflicts with UART3 */
|
||
|
|
MUX_CFG("PWT", 6, 0, 2, 0, 30, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("PWL", 6, 3, 1, 0, 31, 1, NA, 0, 0)
|
||
|
|
|
||
|
|
/* USB internal master generic */
|
||
|
|
MUX_CFG("R18_USB_VBUS", 7, 9, 2, 1, 11, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("R18_1510_USB_GPIO0", 7, 9, 0, 1, 11, 1, NA, 0, 1)
|
||
|
|
/* works around erratum: W4_USB_PUEN and W4_USB_PUDIS are switched! */
|
||
|
|
MUX_CFG("W4_USB_PUEN", D, 3, 3, 3, 5, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("W4_USB_CLKO", D, 3, 1, 3, 5, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("W4_USB_HIGHZ", D, 3, 4, 3, 5, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("W4_GPIO58", D, 3, 7, 3, 5, 0, 3, 0, 1)
|
||
|
|
|
||
|
|
/* USB1 master */
|
||
|
|
MUX_CFG("USB1_SUSP", 8, 27, 2, 1, 27, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_SE0", 9, 0, 2, 1, 28, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("W13_1610_USB1_SE0", 9, 0, 4, 1, 28, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_TXEN", 9, 3, 2, 1, 29, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_TXD", 9, 24, 1, 2, 4, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_VP", A, 3, 1, 2, 7, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_VM", A, 6, 1, 2, 8, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_RCV", A, 9, 1, 2, 9, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB1_SPEED", A, 12, 2, 2, 10, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("R13_1610_USB1_SPEED", A, 12, 5, 2, 10, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("R13_1710_USB1_SEO", A, 12, 5, 2, 10, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* USB2 master */
|
||
|
|
MUX_CFG("USB2_SUSP", B, 3, 1, 2, 17, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB2_VP", B, 6, 1, 2, 18, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB2_TXEN", B, 9, 1, 2, 19, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB2_VM", C, 18, 1, 3, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB2_RCV", C, 21, 1, 3, 1, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB2_SE0", C, 24, 2, 3, 2, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("USB2_TXD", C, 27, 2, 3, 3, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* OMAP-1510 GPIO */
|
||
|
|
MUX_CFG("R18_1510_GPIO0", 7, 9, 0, 1, 11, 1, 0, 0, 1)
|
||
|
|
MUX_CFG("R19_1510_GPIO1", 7, 6, 0, 1, 10, 1, 0, 0, 1)
|
||
|
|
MUX_CFG("M14_1510_GPIO2", 7, 3, 0, 1, 9, 1, 0, 0, 1)
|
||
|
|
|
||
|
|
/* OMAP1610 GPIO */
|
||
|
|
MUX_CFG("P18_1610_GPIO3", 7, 0, 0, 1, 8, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("Y15_1610_GPIO17", A, 0, 7, 2, 6, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* OMAP-1710 GPIO */
|
||
|
|
MUX_CFG("R18_1710_GPIO0", 7, 9, 0, 1, 11, 1, 1, 1, 1)
|
||
|
|
MUX_CFG("V2_1710_GPIO10", F, 27, 1, 4, 3, 1, 4, 1, 1)
|
||
|
|
MUX_CFG("N21_1710_GPIO14", 6, 9, 0, 1, 1, 1, 1, 1, 1)
|
||
|
|
MUX_CFG("W15_1710_GPIO40", 9, 27, 7, 2, 5, 1, 2, 1, 1)
|
||
|
|
|
||
|
|
/* MPUIO */
|
||
|
|
MUX_CFG("MPUIO2", 7, 18, 0, 1, 14, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("N15_1610_MPUIO2", 7, 18, 0, 1, 14, 1, 1, 0, 1)
|
||
|
|
MUX_CFG("MPUIO4", 7, 15, 0, 1, 13, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("MPUIO5", 7, 12, 0, 1, 12, 1, NA, 0, 1)
|
||
|
|
|
||
|
|
MUX_CFG("T20_1610_MPUIO5", 7, 12, 0, 1, 12, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("W11_1610_MPUIO6", 10, 15, 2, 3, 8, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("V10_1610_MPUIO7", A, 24, 2, 2, 14, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("W11_1610_MPUIO9", 10, 15, 1, 3, 8, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("V10_1610_MPUIO10", A, 24, 1, 2, 14, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("W10_1610_MPUIO11", A, 18, 2, 2, 11, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("E20_1610_MPUIO13", 3, 21, 1, 0, 7, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("U20_1610_MPUIO14", 9, 6, 6, 0, 30, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("E19_1610_MPUIO15", 3, 18, 1, 0, 6, 0, 0, 0, 1)
|
||
|
|
|
||
|
|
/* MCBSP2 */
|
||
|
|
MUX_CFG("MCBSP2_CLKR", C, 6, 0, 2, 27, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("MCBSP2_CLKX", C, 9, 0, 2, 29, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("MCBSP2_DR", C, 0, 0, 2, 26, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("MCBSP2_DX", C, 15, 0, 2, 31, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("MCBSP2_FSR", C, 12, 0, 2, 30, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("MCBSP2_FSX", C, 3, 0, 2, 27, 1, NA, 0, 1)
|
||
|
|
|
||
|
|
/* MCBSP3 NOTE: Mode must 1 for clock */
|
||
|
|
MUX_CFG("MCBSP3_CLKX", 9, 3, 1, 1, 29, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* Misc ballouts */
|
||
|
|
MUX_CFG("BALLOUT_V8_ARMIO3", B, 18, 0, 2, 25, 1, NA, 0, 1)
|
||
|
|
MUX_CFG("N20_HDQ", 6, 18, 1, 1, 4, 0, 1, 4, 0)
|
||
|
|
|
||
|
|
/* OMAP-1610 MMC2 */
|
||
|
|
MUX_CFG("W8_1610_MMC2_DAT0", B, 21, 6, 2, 23, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("V8_1610_MMC2_DAT1", B, 27, 6, 2, 25, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("W15_1610_MMC2_DAT2", 9, 12, 6, 2, 5, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("R10_1610_MMC2_DAT3", B, 18, 6, 2, 22, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("Y10_1610_MMC2_CLK", B, 3, 6, 2, 17, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("Y8_1610_MMC2_CMD", B, 24, 6, 2, 24, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("V9_1610_MMC2_CMDDIR", B, 12, 6, 2, 20, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("V5_1610_MMC2_DATDIR0", B, 15, 6, 2, 21, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("W19_1610_MMC2_DATDIR1", 8, 15, 6, 1, 23, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("R18_1610_MMC2_CLKIN", 7, 9, 6, 1, 11, 0, 1, 11, 1)
|
||
|
|
|
||
|
|
/* OMAP-1610 External Trace Interface */
|
||
|
|
MUX_CFG("M19_1610_ETM_PSTAT0", 5, 27, 1, 0, 29, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("L15_1610_ETM_PSTAT1", 5, 24, 1, 0, 28, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("L18_1610_ETM_PSTAT2", 5, 21, 1, 0, 27, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("L19_1610_ETM_D0", 5, 18, 1, 0, 26, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("J19_1610_ETM_D6", 5, 0, 1, 0, 20, 0, 0, 0, 1)
|
||
|
|
MUX_CFG("J18_1610_ETM_D7", 5, 27, 1, 0, 19, 0, 0, 0, 1)
|
||
|
|
|
||
|
|
/* OMAP16XX GPIO */
|
||
|
|
MUX_CFG("P20_1610_GPIO4", 6, 27, 0, 1, 7, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("V9_1610_GPIO7", B, 12, 1, 2, 20, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("W8_1610_GPIO9", B, 21, 0, 2, 23, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("N20_1610_GPIO11", 6, 18, 0, 1, 4, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("N19_1610_GPIO13", 6, 12, 0, 1, 2, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("P10_1610_GPIO22", C, 0, 7, 2, 26, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("V5_1610_GPIO24", B, 15, 7, 2, 21, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("AA20_1610_GPIO_41", 9, 9, 7, 1, 31, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("W19_1610_GPIO48", 8, 15, 7, 1, 23, 1, 1, 0, 1)
|
||
|
|
MUX_CFG("M7_1610_GPIO62", 10, 0, 0, 4, 24, 0, 4, 0, 1)
|
||
|
|
MUX_CFG("V14_16XX_GPIO37", 9, 18, 7, 2, 2, 0, 2, 2, 0)
|
||
|
|
MUX_CFG("R9_16XX_GPIO18", C, 18, 7, 3, 0, 0, 3, 0, 0)
|
||
|
|
MUX_CFG("L14_16XX_GPIO49", 6, 3, 7, 0, 31, 0, 0, 31, 0)
|
||
|
|
|
||
|
|
/* OMAP-1610 uWire */
|
||
|
|
MUX_CFG("V19_1610_UWIRE_SCLK", 8, 6, 0, 1, 20, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("U18_1610_UWIRE_SDI", 8, 0, 0, 1, 18, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("W21_1610_UWIRE_SDO", 8, 3, 0, 1, 19, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("N14_1610_UWIRE_CS0", 8, 9, 1, 1, 21, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("P15_1610_UWIRE_CS3", 8, 12, 1, 1, 22, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("N15_1610_UWIRE_CS1", 7, 18, 2, 1, 14, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* OMAP-1610 SPI */
|
||
|
|
MUX_CFG("U19_1610_SPIF_SCK", 7, 21, 6, 1, 15, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("U18_1610_SPIF_DIN", 8, 0, 6, 1, 18, 1, 1, 0, 1)
|
||
|
|
MUX_CFG("P20_1610_SPIF_DIN", 6, 27, 4, 1, 7, 1, 1, 0, 1)
|
||
|
|
MUX_CFG("W21_1610_SPIF_DOUT", 8, 3, 6, 1, 19, 0, 1, 0, 1)
|
||
|
|
MUX_CFG("R18_1610_SPIF_DOUT", 7, 9, 3, 1, 11, 0, 1, 0, 1)
|
||
|
|
MUX_CFG("N14_1610_SPIF_CS0", 8, 9, 6, 1, 21, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("N15_1610_SPIF_CS1", 7, 18, 6, 1, 14, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("T19_1610_SPIF_CS2", 7, 15, 4, 1, 13, 0, 1, 1, 1)
|
||
|
|
MUX_CFG("P15_1610_SPIF_CS3", 8, 12, 3, 1, 22, 0, 1, 1, 1)
|
||
|
|
|
||
|
|
/* OMAP-1610 Flash */
|
||
|
|
MUX_CFG("L3_1610_FLASH_CS2B_OE",10, 6, 1, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("M8_1610_FLASH_CS2B_WE",10, 3, 1, NA, 0, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* First MMC interface, same on 1510, 1610 and 1710 */
|
||
|
|
MUX_CFG("MMC_CMD", A, 27, 0, 2, 15, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("MMC_DAT1", A, 24, 0, 2, 14, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("MMC_DAT2", A, 18, 0, 2, 12, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("MMC_DAT0", B, 0, 0, 2, 16, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("MMC_CLK", A, 21, 0, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("MMC_DAT3", 10, 15, 0, 3, 8, 1, 3, 1, 1)
|
||
|
|
MUX_CFG("M15_1710_MMC_CLKI", 6, 21, 2, 0, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("P19_1710_MMC_CMDDIR", 6, 24, 6, 0, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("P20_1710_MMC_DATDIR0", 6, 27, 5, 0, 0, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* OMAP-1610 USB0 alternate configuration */
|
||
|
|
MUX_CFG("W9_USB0_TXEN", B, 9, 5, 2, 19, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("AA9_USB0_VP", B, 6, 5, 2, 18, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("Y5_USB0_RCV", C, 21, 5, 3, 1, 0, 1, 0, 1)
|
||
|
|
MUX_CFG("R9_USB0_VM", C, 18, 5, 3, 0, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("V6_USB0_TXD", C, 27, 5, 3, 3, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("W5_USB0_SE0", C, 24, 5, 3, 2, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("V9_USB0_SPEED", B, 12, 5, 2, 20, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("Y10_USB0_SUSP", B, 3, 5, 2, 17, 0, 2, 0, 1)
|
||
|
|
|
||
|
|
/* USB2 interface */
|
||
|
|
MUX_CFG("W9_USB2_TXEN", B, 9, 1, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("AA9_USB2_VP", B, 6, 1, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("Y5_USB2_RCV", C, 21, 1, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("R9_USB2_VM", C, 18, 1, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("V6_USB2_TXD", C, 27, 2, NA, 0, 0, NA, 0, 1)
|
||
|
|
MUX_CFG("W5_USB2_SE0", C, 24, 2, NA, 0, 0, NA, 0, 1)
|
||
|
|
|
||
|
|
/* 16XX UART */
|
||
|
|
MUX_CFG("R13_1610_UART1_TX", A, 12, 6, 2, 10, 0, 2, 10, 1)
|
||
|
|
MUX_CFG("V14_16XX_UART1_RX", 9, 18, 0, 2, 2, 0, 2, 2, 1)
|
||
|
|
MUX_CFG("R14_1610_UART1_CTS", 9, 15, 0, 2, 1, 0, 2, 1, 1)
|
||
|
|
MUX_CFG("AA15_1610_UART1_RTS", 9, 12, 1, 2, 0, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("R9_16XX_UART2_RX", C, 18, 0, 3, 0, 0, 3, 0, 1)
|
||
|
|
MUX_CFG("L14_16XX_UART3_RX", 6, 3, 0, 0, 31, 0, 0, 31, 1)
|
||
|
|
|
||
|
|
/* I2C interface */
|
||
|
|
MUX_CFG("I2C_SCL", 7, 24, 0, NA, 0, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("I2C_SDA", 7, 27, 0, NA, 0, 0, NA, 0, 0)
|
||
|
|
|
||
|
|
/* Keypad */
|
||
|
|
MUX_CFG("F18_1610_KBC0", 3, 15, 0, 0, 5, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("D20_1610_KBC1", 3, 12, 0, 0, 4, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("D19_1610_KBC2", 3, 9, 0, 0, 3, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("E18_1610_KBC3", 3, 6, 0, 0, 2, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("C21_1610_KBC4", 3, 3, 0, 0, 1, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("G18_1610_KBR0", 4, 0, 0, 0, 10, 1, 0, 1, 0)
|
||
|
|
MUX_CFG("F19_1610_KBR1", 3, 27, 0, 0, 9, 1, 0, 1, 0)
|
||
|
|
MUX_CFG("H14_1610_KBR2", 3, 24, 0, 0, 8, 1, 0, 1, 0)
|
||
|
|
MUX_CFG("E20_1610_KBR3", 3, 21, 0, 0, 7, 1, 0, 1, 0)
|
||
|
|
MUX_CFG("E19_1610_KBR4", 3, 18, 0, 0, 6, 1, 0, 1, 0)
|
||
|
|
MUX_CFG("N19_1610_KBR5", 6, 12, 1, 1, 2, 1, 1, 1, 0)
|
||
|
|
|
||
|
|
/* Power management */
|
||
|
|
MUX_CFG("T20_1610_LOW_PWR", 7, 12, 1, NA, 0, 0, NA, 0, 0)
|
||
|
|
|
||
|
|
/* MCLK Settings */
|
||
|
|
MUX_CFG("V5_1710_MCLK_ON", B, 15, 0, NA, 0, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("V5_1710_MCLK_OFF", B, 15, 6, NA, 0, 0, NA, 0, 0)
|
||
|
|
MUX_CFG("R10_1610_MCLK_ON", B, 18, 0, NA, 22, 0, NA, 1, 0)
|
||
|
|
MUX_CFG("R10_1610_MCLK_OFF", B, 18, 6, 2, 22, 1, 2, 1, 1)
|
||
|
|
|
||
|
|
/* CompactFlash controller, conflicts with MMC1 */
|
||
|
|
MUX_CFG("P11_1610_CF_CD2", A, 27, 3, 2, 15, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("R11_1610_CF_IOIS16", B, 0, 3, 2, 16, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("V10_1610_CF_IREQ", A, 24, 3, 2, 14, 0, 2, 0, 1)
|
||
|
|
MUX_CFG("W10_1610_CF_RESET", A, 18, 3, 2, 12, 1, 2, 1, 1)
|
||
|
|
MUX_CFG("W11_1610_CF_CD1", 10, 15, 3, 3, 8, 1, 3, 1, 1)
|
||
|
|
|
||
|
|
/* parallel camera */
|
||
|
|
MUX_CFG("J15_1610_CAM_LCLK", 4, 24, 0, 0, 18, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("J18_1610_CAM_D7", 4, 27, 0, 0, 19, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("J19_1610_CAM_D6", 5, 0, 0, 0, 20, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("J14_1610_CAM_D5", 5, 3, 0, 0, 21, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("K18_1610_CAM_D4", 5, 6, 0, 0, 22, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("K19_1610_CAM_D3", 5, 9, 0, 0, 23, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("K15_1610_CAM_D2", 5, 12, 0, 0, 24, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("K14_1610_CAM_D1", 5, 15, 0, 0, 25, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("L19_1610_CAM_D0", 5, 18, 0, 0, 26, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("L18_1610_CAM_VS", 5, 21, 0, 0, 27, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("L15_1610_CAM_HS", 5, 24, 0, 0, 28, 1, 0, 0, 0)
|
||
|
|
MUX_CFG("M19_1610_CAM_RSTZ", 5, 27, 0, 0, 29, 0, 0, 0, 0)
|
||
|
|
MUX_CFG("Y15_1610_CAM_OUTCLK", A, 0, 6, 2, 6, 0, 2, 0, 0)
|
||
|
|
|
||
|
|
/* serial camera */
|
||
|
|
MUX_CFG("H19_1610_CAM_EXCLK", 4, 21, 0, 0, 17, 0, 0, 0, 0)
|
||
|
|
/* REVISIT 5912 spec sez CCP_* can't pullup or pulldown ... ? */
|
||
|
|
MUX_CFG("Y12_1610_CCP_CLKP", 8, 18, 6, 1, 24, 1, 1, 0, 0)
|
||
|
|
MUX_CFG("W13_1610_CCP_CLKM", 9, 0, 6, 1, 28, 1, 1, 0, 0)
|
||
|
|
MUX_CFG("W14_1610_CCP_DATAP", 9, 24, 6, 2, 4, 1, 2, 0, 0)
|
||
|
|
MUX_CFG("Y14_1610_CCP_DATAM", 9, 21, 6, 2, 3, 1, 2, 0, 0)
|
||
|
|
};
|
||
|
|
#define OMAP1XXX_PINS_SZ ARRAY_SIZE(omap1xxx_pins)
|
||
|
|
#else
|
||
|
|
#define omap1xxx_pins NULL
|
||
|
|
#define OMAP1XXX_PINS_SZ 0
|
||
|
|
#endif /* CONFIG_ARCH_OMAP15XX || CONFIG_ARCH_OMAP16XX */
|
||
|
|
|
||
|
|
static int omap1_cfg_reg(const struct pin_config *cfg)
|
||
|
|
{
|
||
|
|
static DEFINE_SPINLOCK(mux_spin_lock);
|
||
|
|
unsigned long flags;
|
||
|
|
unsigned int reg_orig = 0, reg = 0, pu_pd_orig = 0, pu_pd = 0,
|
||
|
|
pull_orig = 0, pull = 0;
|
||
|
|
unsigned int mask, warn = 0;
|
||
|
|
|
||
|
|
/* Check the mux register in question */
|
||
|
|
if (cfg->mux_reg) {
|
||
|
|
unsigned tmp1, tmp2;
|
||
|
|
|
||
|
|
spin_lock_irqsave(&mux_spin_lock, flags);
|
||
|
|
reg_orig = omap_readl(cfg->mux_reg);
|
||
|
|
|
||
|
|
/* The mux registers always seem to be 3 bits long */
|
||
|
|
mask = (0x7 << cfg->mask_offset);
|
||
|
|
tmp1 = reg_orig & mask;
|
||
|
|
reg = reg_orig & ~mask;
|
||
|
|
|
||
|
|
tmp2 = (cfg->mask << cfg->mask_offset);
|
||
|
|
reg |= tmp2;
|
||
|
|
|
||
|
|
if (tmp1 != tmp2)
|
||
|
|
warn = 1;
|
||
|
|
|
||
|
|
omap_writel(reg, cfg->mux_reg);
|
||
|
|
spin_unlock_irqrestore(&mux_spin_lock, flags);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Check for pull up or pull down selection on 1610 */
|
||
|
|
if (!cpu_is_omap15xx()) {
|
||
|
|
if (cfg->pu_pd_reg && cfg->pull_val) {
|
||
|
|
spin_lock_irqsave(&mux_spin_lock, flags);
|
||
|
|
pu_pd_orig = omap_readl(cfg->pu_pd_reg);
|
||
|
|
mask = 1 << cfg->pull_bit;
|
||
|
|
|
||
|
|
if (cfg->pu_pd_val) {
|
||
|
|
if (!(pu_pd_orig & mask))
|
||
|
|
warn = 1;
|
||
|
|
/* Use pull up */
|
||
|
|
pu_pd = pu_pd_orig | mask;
|
||
|
|
} else {
|
||
|
|
if (pu_pd_orig & mask)
|
||
|
|
warn = 1;
|
||
|
|
/* Use pull down */
|
||
|
|
pu_pd = pu_pd_orig & ~mask;
|
||
|
|
}
|
||
|
|
omap_writel(pu_pd, cfg->pu_pd_reg);
|
||
|
|
spin_unlock_irqrestore(&mux_spin_lock, flags);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Check for an associated pull down register */
|
||
|
|
if (cfg->pull_reg) {
|
||
|
|
spin_lock_irqsave(&mux_spin_lock, flags);
|
||
|
|
pull_orig = omap_readl(cfg->pull_reg);
|
||
|
|
mask = 1 << cfg->pull_bit;
|
||
|
|
|
||
|
|
if (cfg->pull_val) {
|
||
|
|
if (pull_orig & mask)
|
||
|
|
warn = 1;
|
||
|
|
/* Low bit = pull enabled */
|
||
|
|
pull = pull_orig & ~mask;
|
||
|
|
} else {
|
||
|
|
if (!(pull_orig & mask))
|
||
|
|
warn = 1;
|
||
|
|
/* High bit = pull disabled */
|
||
|
|
pull = pull_orig | mask;
|
||
|
|
}
|
||
|
|
|
||
|
|
omap_writel(pull, cfg->pull_reg);
|
||
|
|
spin_unlock_irqrestore(&mux_spin_lock, flags);
|
||
|
|
}
|
||
|
|
|
||
|
|
if (warn) {
|
||
|
|
#ifdef CONFIG_OMAP_MUX_WARNINGS
|
||
|
|
printk(KERN_WARNING "MUX: initialized %s\n", cfg->name);
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef CONFIG_OMAP_MUX_DEBUG
|
||
|
|
if (cfg->debug || warn) {
|
||
|
|
printk("MUX: Setting register %s\n", cfg->name);
|
||
|
|
printk(" %s (0x%08x) = 0x%08x -> 0x%08x\n",
|
||
|
|
cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg);
|
||
|
|
|
||
|
|
if (!cpu_is_omap15xx()) {
|
||
|
|
if (cfg->pu_pd_reg && cfg->pull_val) {
|
||
|
|
printk(" %s (0x%08x) = 0x%08x -> 0x%08x\n",
|
||
|
|
cfg->pu_pd_name, cfg->pu_pd_reg,
|
||
|
|
pu_pd_orig, pu_pd);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
if (cfg->pull_reg)
|
||
|
|
printk(" %s (0x%08x) = 0x%08x -> 0x%08x\n",
|
||
|
|
cfg->pull_name, cfg->pull_reg, pull_orig, pull);
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_OMAP_MUX_WARNINGS
|
||
|
|
return warn ? -ETXTBSY : 0;
|
||
|
|
#else
|
||
|
|
return 0;
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct omap_mux_cfg *mux_cfg;
|
||
|
|
|
||
|
|
int __init omap_mux_register(struct omap_mux_cfg *arch_mux_cfg)
|
||
|
|
{
|
||
|
|
if (!arch_mux_cfg || !arch_mux_cfg->pins || arch_mux_cfg->size == 0
|
||
|
|
|| !arch_mux_cfg->cfg_reg) {
|
||
|
|
printk(KERN_ERR "Invalid pin table\n");
|
||
|
|
return -EINVAL;
|
||
|
|
}
|
||
|
|
|
||
|
|
mux_cfg = arch_mux_cfg;
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Sets the Omap MUX and PULL_DWN registers based on the table
|
||
|
|
*/
|
||
|
|
int omap_cfg_reg(const unsigned long index)
|
||
|
|
{
|
||
|
|
struct pin_config *reg;
|
||
|
|
|
||
|
|
if (!cpu_class_is_omap1()) {
|
||
|
|
printk(KERN_ERR "mux: Broken omap_cfg_reg(%lu) entry\n",
|
||
|
|
index);
|
||
|
|
WARN_ON(1);
|
||
|
|
return -EINVAL;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (mux_cfg == NULL) {
|
||
|
|
printk(KERN_ERR "Pin mux table not initialized\n");
|
||
|
|
return -ENODEV;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (index >= mux_cfg->size) {
|
||
|
|
printk(KERN_ERR "Invalid pin mux index: %lu (%lu)\n",
|
||
|
|
index, mux_cfg->size);
|
||
|
|
dump_stack();
|
||
|
|
return -ENODEV;
|
||
|
|
}
|
||
|
|
|
||
|
|
reg = &mux_cfg->pins[index];
|
||
|
|
|
||
|
|
if (!mux_cfg->cfg_reg)
|
||
|
|
return -ENODEV;
|
||
|
|
|
||
|
|
return mux_cfg->cfg_reg(reg);
|
||
|
|
}
|
||
|
|
EXPORT_SYMBOL(omap_cfg_reg);
|
||
|
|
|
||
|
|
int __init omap1_mux_init(void)
|
||
|
|
{
|
||
|
|
if (cpu_is_omap15xx() || cpu_is_omap16xx()) {
|
||
|
|
arch_mux_cfg.pins = omap1xxx_pins;
|
||
|
|
arch_mux_cfg.size = OMAP1XXX_PINS_SZ;
|
||
|
|
arch_mux_cfg.cfg_reg = omap1_cfg_reg;
|
||
|
|
}
|
||
|
|
|
||
|
|
return omap_mux_register(&arch_mux_cfg);
|
||
|
|
}
|
||
|
|
|
||
|
|
#else
|
||
|
|
#define omap_mux_init() do {} while(0)
|
||
|
|
#define omap_cfg_reg(x) do {} while(0)
|
||
|
|
#endif /* CONFIG_OMAP_MUX */
|
||
|
|
|