139 lines
2.9 KiB
Plaintext
139 lines
2.9 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2016 MediaTek Inc.
|
||
|
|
* Author: Mars.C <mars.cheng@mediatek.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
|
|
|
||
|
|
/ {
|
||
|
|
compatible = "mediatek,mt6755";
|
||
|
|
interrupt-parent = <&sysirq>;
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
|
||
|
|
psci {
|
||
|
|
compatible = "arm,psci-0.2";
|
||
|
|
method = "smc";
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu0: cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu1: cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x001>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu2: cpu@2 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x002>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu3: cpu@3 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x003>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu4: cpu@100 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x100>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu5: cpu@101 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x101>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu6: cpu@102 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x102>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu7: cpu@103 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a53";
|
||
|
|
enable-method = "psci";
|
||
|
|
reg = <0x103>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
uart_clk: dummy26m {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <26000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv8-timer";
|
||
|
|
interrupt-parent = <&gic>;
|
||
|
|
interrupts = <GIC_PPI 13
|
||
|
|
(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 14
|
||
|
|
(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 11
|
||
|
|
(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 10
|
||
|
|
(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sysirq: intpol-controller@10200620 {
|
||
|
|
compatible = "mediatek,mt6755-sysirq",
|
||
|
|
"mediatek,mt6577-sysirq";
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
interrupt-parent = <&gic>;
|
||
|
|
reg = <0 0x10200620 0 0x20>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gic: interrupt-controller@10231000 {
|
||
|
|
compatible = "arm,gic-400";
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
interrupt-parent = <&gic>;
|
||
|
|
interrupt-controller;
|
||
|
|
reg = <0 0x10231000 0 0x1000>,
|
||
|
|
<0 0x10232000 0 0x2000>,
|
||
|
|
<0 0x10234000 0 0x2000>,
|
||
|
|
<0 0x10236000 0 0x2000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart0: serial@11002000 {
|
||
|
|
compatible = "mediatek,mt6755-uart",
|
||
|
|
"mediatek,mt6577-uart";
|
||
|
|
reg = <0 0x11002000 0 0x400>;
|
||
|
|
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>;
|
||
|
|
clocks = <&uart_clk>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
uart1: serial@11003000 {
|
||
|
|
compatible = "mediatek,mt6755-uart",
|
||
|
|
"mediatek,mt6577-uart";
|
||
|
|
reg = <0 0x11003000 0 0x400>;
|
||
|
|
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_LOW>;
|
||
|
|
clocks = <&uart_clk>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|