55 lines
1.5 KiB
C
55 lines
1.5 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2020 MediaTek Inc.
|
||
|
|
* Copyright (c) 2020 BayLibre, SAS
|
||
|
|
* Author: James Liao <jamesjj.liao@mediatek.com>
|
||
|
|
* Fabien Parent <fparent@baylibre.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/clk-provider.h>
|
||
|
|
#include <linux/of.h>
|
||
|
|
#include <linux/of_address.h>
|
||
|
|
#include <linux/of_device.h>
|
||
|
|
#include <linux/platform_device.h>
|
||
|
|
|
||
|
|
#include "clk-mtk.h"
|
||
|
|
#include "clk-gate.h"
|
||
|
|
|
||
|
|
#include <dt-bindings/clock/mt8167-clk.h>
|
||
|
|
|
||
|
|
static const struct mtk_gate_regs img_cg_regs = {
|
||
|
|
.set_ofs = 0x4,
|
||
|
|
.clr_ofs = 0x8,
|
||
|
|
.sta_ofs = 0x0,
|
||
|
|
};
|
||
|
|
|
||
|
|
#define GATE_IMG(_id, _name, _parent, _shift) \
|
||
|
|
GATE_MTK(_id, _name, _parent, &img_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
|
||
|
|
|
||
|
|
static const struct mtk_gate img_clks[] __initconst = {
|
||
|
|
GATE_IMG(CLK_IMG_LARB1_SMI, "img_larb1_smi", "smi_mm", 0),
|
||
|
|
GATE_IMG(CLK_IMG_CAM_SMI, "img_cam_smi", "smi_mm", 5),
|
||
|
|
GATE_IMG(CLK_IMG_CAM_CAM, "img_cam_cam", "smi_mm", 6),
|
||
|
|
GATE_IMG(CLK_IMG_SEN_TG, "img_sen_tg", "cam_mm", 7),
|
||
|
|
GATE_IMG(CLK_IMG_SEN_CAM, "img_sen_cam", "smi_mm", 8),
|
||
|
|
GATE_IMG(CLK_IMG_VENC, "img_venc", "smi_mm", 9),
|
||
|
|
};
|
||
|
|
|
||
|
|
static void __init mtk_imgsys_init(struct device_node *node)
|
||
|
|
{
|
||
|
|
struct clk_hw_onecell_data *clk_data;
|
||
|
|
int r;
|
||
|
|
|
||
|
|
clk_data = mtk_alloc_clk_data(CLK_IMG_NR_CLK);
|
||
|
|
|
||
|
|
mtk_clk_register_gates(NULL, node, img_clks, ARRAY_SIZE(img_clks), clk_data);
|
||
|
|
|
||
|
|
r = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);
|
||
|
|
|
||
|
|
if (r)
|
||
|
|
pr_err("%s(): could not register clock provider: %d\n",
|
||
|
|
__func__, r);
|
||
|
|
|
||
|
|
}
|
||
|
|
CLK_OF_DECLARE(mtk_imgsys, "mediatek,mt8167-imgsys", mtk_imgsys_init);
|