779 lines
46 KiB
C
779 lines
46 KiB
C
|
/* Copyright 2016 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
* Authors: AMD
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DCN20_DPP_H__
|
||
|
|
#define __DCN20_DPP_H__
|
||
|
|
|
||
|
|
#include "dcn10/dcn10_dpp.h"
|
||
|
|
|
||
|
|
#define TO_DCN20_DPP(dpp)\
|
||
|
|
container_of(dpp, struct dcn20_dpp, base)
|
||
|
|
|
||
|
|
#define TF_REG_LIST_DCN20_COMMON_UPDATED(id) \
|
||
|
|
SRI(CM_BLNDGAM_LUT_WRITE_EN_MASK, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_R, CM, id)
|
||
|
|
|
||
|
|
#define TF_REG_LIST_DCN20_COMMON(id) \
|
||
|
|
SRI(CM_BLNDGAM_CONTROL, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_START_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_START_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_START_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_END_CNTL1_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_END_CNTL2_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_END_CNTL1_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_END_CNTL2_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_END_CNTL1_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_END_CNTL2_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_0_1, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_2_3, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_4_5, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_6_7, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_8_9, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_10_11, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_12_13, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_14_15, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_16_17, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_18_19, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_20_21, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_22_23, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_24_25, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_26_27, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_28_29, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_30_31, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMB_REGION_32_33, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_START_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_START_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_START_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_END_CNTL1_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_END_CNTL2_B, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_END_CNTL1_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_END_CNTL2_G, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_END_CNTL1_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_END_CNTL2_R, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_0_1, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_2_3, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_4_5, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_6_7, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_8_9, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_10_11, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_12_13, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_14_15, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_16_17, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_18_19, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_20_21, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_22_23, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_24_25, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_26_27, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_28_29, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_30_31, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_RAMA_REGION_32_33, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_LUT_INDEX, CM, id), \
|
||
|
|
SRI(CM_BLNDGAM_LUT_DATA, CM, id), \
|
||
|
|
SRI(CM_3DLUT_MODE, CM, id), \
|
||
|
|
SRI(CM_3DLUT_INDEX, CM, id), \
|
||
|
|
SRI(CM_3DLUT_DATA, CM, id), \
|
||
|
|
SRI(CM_3DLUT_DATA_30BIT, CM, id), \
|
||
|
|
SRI(CM_3DLUT_READ_WRITE_CONTROL, CM, id), \
|
||
|
|
SRI(CM_SHAPER_LUT_WRITE_EN_MASK, CM, id), \
|
||
|
|
SRI(CM_SHAPER_CONTROL, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_START_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_START_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_START_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_END_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_END_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_END_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_0_1, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_2_3, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_4_5, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_6_7, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_8_9, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_10_11, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_12_13, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_14_15, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_16_17, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_18_19, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_20_21, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_22_23, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_24_25, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_26_27, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_28_29, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_30_31, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMB_REGION_32_33, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_START_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_START_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_START_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_END_CNTL_B, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_END_CNTL_G, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_END_CNTL_R, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_0_1, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_2_3, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_4_5, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_6_7, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_8_9, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_10_11, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_12_13, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_14_15, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_16_17, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_18_19, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_20_21, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_22_23, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_24_25, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_26_27, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_28_29, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_30_31, CM, id), \
|
||
|
|
SRI(CM_SHAPER_RAMA_REGION_32_33, CM, id), \
|
||
|
|
SRI(CM_SHAPER_LUT_INDEX, CM, id)
|
||
|
|
|
||
|
|
#define TF_REG_LIST_DCN20_COMMON_APPEND(id) \
|
||
|
|
SRI(CM_GAMUT_REMAP_B_C11_C12, CM, id),\
|
||
|
|
SRI(CM_GAMUT_REMAP_B_C13_C14, CM, id),\
|
||
|
|
SRI(CM_GAMUT_REMAP_B_C21_C22, CM, id),\
|
||
|
|
SRI(CM_GAMUT_REMAP_B_C23_C24, CM, id),\
|
||
|
|
SRI(CM_GAMUT_REMAP_B_C31_C32, CM, id),\
|
||
|
|
SRI(CM_GAMUT_REMAP_B_C33_C34, CM, id),\
|
||
|
|
SRI(CM_ICSC_B_C11_C12, CM, id), \
|
||
|
|
SRI(CM_ICSC_B_C33_C34, CM, id)
|
||
|
|
|
||
|
|
#define TF_REG_LIST_DCN20(id) \
|
||
|
|
TF_REG_LIST_DCN(id), \
|
||
|
|
TF_REG_LIST_DCN20_COMMON(id), \
|
||
|
|
TF_REG_LIST_DCN20_COMMON_UPDATED(id), \
|
||
|
|
SRI(CURSOR_CONTROL, CURSOR0_, id), \
|
||
|
|
SRI(ALPHA_2BIT_LUT, CNVC_CFG, id), \
|
||
|
|
SRI(FCNV_FP_BIAS_R, CNVC_CFG, id), \
|
||
|
|
SRI(FCNV_FP_BIAS_G, CNVC_CFG, id), \
|
||
|
|
SRI(FCNV_FP_BIAS_B, CNVC_CFG, id), \
|
||
|
|
SRI(FCNV_FP_SCALE_R, CNVC_CFG, id), \
|
||
|
|
SRI(FCNV_FP_SCALE_G, CNVC_CFG, id), \
|
||
|
|
SRI(FCNV_FP_SCALE_B, CNVC_CFG, id), \
|
||
|
|
SRI(COLOR_KEYER_CONTROL, CNVC_CFG, id), \
|
||
|
|
SRI(COLOR_KEYER_ALPHA, CNVC_CFG, id), \
|
||
|
|
SRI(COLOR_KEYER_RED, CNVC_CFG, id), \
|
||
|
|
SRI(COLOR_KEYER_GREEN, CNVC_CFG, id), \
|
||
|
|
SRI(COLOR_KEYER_BLUE, CNVC_CFG, id), \
|
||
|
|
SRI(CM_SHAPER_LUT_DATA, CM, id), \
|
||
|
|
SRI(CURSOR_CONTROL, CURSOR0_, id),\
|
||
|
|
SRI(OBUF_MEM_PWR_CTRL, DSCL, id),\
|
||
|
|
SRI(DSCL_MEM_PWR_CTRL, DSCL, id)
|
||
|
|
|
||
|
|
|
||
|
|
#define TF_REG_LIST_SH_MASK_DCN20_UPDATED(mask_sh)\
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_B, CM_BLNDGAM_RAMB_EXP_REGION_END_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_G, CM_BLNDGAM_RAMB_EXP_REGION_END_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_R, CM_BLNDGAM_RAMB_EXP_REGION_END_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_B, CM_BLNDGAM_RAMA_EXP_REGION_END_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_G, CM_BLNDGAM_RAMA_EXP_REGION_END_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_R, CM_BLNDGAM_RAMA_EXP_REGION_END_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_B, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_G, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_R, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_CONTROL, CM_BLNDGAM_LUT_MODE, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_LUT_WRITE_EN_MASK, CM_BLNDGAM_LUT_WRITE_EN_MASK, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_LUT_WRITE_EN_MASK, CM_BLNDGAM_LUT_WRITE_SEL, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_LUT_WRITE_EN_MASK, CM_BLNDGAM_CONFIG_STATUS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_CONTROL, CM_SHAPER_LUT_MODE, mask_sh)
|
||
|
|
|
||
|
|
|
||
|
|
#define TF_REG_LIST_SH_MASK_DCN20_COMMON(mask_sh)\
|
||
|
|
TF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_MODE, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_START_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_START_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_START_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL2_B, CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL2_G, CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL2_R, CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION2_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION2_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION3_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION3_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION4_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION4_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION5_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION5_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION6_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION6_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION7_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION7_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION8_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION8_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION9_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION9_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION10_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION10_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION11_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION11_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION12_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION12_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION13_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION13_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION16_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION16_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION17_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION17_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION18_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION18_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION19_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION19_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION20_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION20_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION21_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION21_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION22_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION22_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION23_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION23_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION24_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION24_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION25_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION25_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION26_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION26_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION27_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION27_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION28_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION28_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION29_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION29_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION30_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION30_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION31_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION31_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_START_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_START_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_START_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_B, CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_G, CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_R, CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION2_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION2_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION3_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION3_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION4_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION4_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION5_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION5_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION6_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION6_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION7_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION7_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION8_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION8_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION9_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION9_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION10_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION10_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION11_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION11_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION12_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION12_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION13_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION13_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION16_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION16_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION17_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION17_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION18_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION18_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION19_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION19_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION20_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION20_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION21_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION21_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION22_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION22_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION23_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION23_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION24_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION24_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION25_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION25_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION26_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION26_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION27_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION27_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION28_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION28_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION29_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION29_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION30_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION30_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION31_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION31_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_LUT_INDEX, CM_BLNDGAM_LUT_INDEX, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_BLNDGAM_LUT_DATA, CM_BLNDGAM_LUT_DATA, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_MEM_PWR_CTRL, BLNDGAM_MEM_PWR_FORCE, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_MODE, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_SIZE, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_INDEX, CM_3DLUT_INDEX, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_DATA, CM_3DLUT_DATA0, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_DATA, CM_3DLUT_DATA1, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_DATA_30BIT, CM_3DLUT_DATA_30BIT, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_WRITE_EN_MASK, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_RAM_SEL, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_30BIT_EN, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_READ_SEL, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_CONTROL, CM_SHAPER_LUT_MODE, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_START_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_START_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_START_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_END_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_END_BASE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_END_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_END_BASE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_END_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_END_BASE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_START_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_START_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_START_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_END_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_END_BASE_B, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_END_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_END_BASE_G, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_END_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_END_BASE_R, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_LUT_WRITE_EN_MASK, CM_SHAPER_LUT_WRITE_EN_MASK, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_LUT_WRITE_EN_MASK, CM_SHAPER_LUT_WRITE_SEL, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_LUT_INDEX, CM_SHAPER_LUT_INDEX, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_SHAPER_LUT_DATA, CM_SHAPER_LUT_DATA, mask_sh)
|
||
|
|
|
||
|
|
|
||
|
|
#define TF_REG_LIST_SH_MASK_DCN20(mask_sh)\
|
||
|
|
TF_REG_LIST_SH_MASK_DCN(mask_sh), \
|
||
|
|
TF_REG_LIST_SH_MASK_DCN20_COMMON(mask_sh), \
|
||
|
|
TF_REG_LIST_SH_MASK_DCN20_UPDATED(mask_sh), \
|
||
|
|
TF_SF(CM0_CM_DGAM_LUT_WRITE_EN_MASK, CM_DGAM_CONFIG_STATUS, mask_sh), \
|
||
|
|
TF_SF(CM0_CM_CONTROL, CM_BYPASS, mask_sh), \
|
||
|
|
TF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \
|
||
|
|
TF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \
|
||
|
|
TF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \
|
||
|
|
TF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_CNV16, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS_MSB_ALIGN, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FORMAT_CONTROL, CLAMP_POSITIVE, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FORMAT_CONTROL, CLAMP_POSITIVE_C, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT0, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT1, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT2, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT3, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FCNV_FP_BIAS_R, FCNV_FP_BIAS_R, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FCNV_FP_BIAS_G, FCNV_FP_BIAS_G, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FCNV_FP_BIAS_B, FCNV_FP_BIAS_B, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FCNV_FP_SCALE_R, FCNV_FP_SCALE_R, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FCNV_FP_SCALE_G, FCNV_FP_SCALE_G, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_FCNV_FP_SCALE_B, FCNV_FP_SCALE_B, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_CONTROL, COLOR_KEYER_EN, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_CONTROL, COLOR_KEYER_MODE, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_ALPHA, COLOR_KEYER_ALPHA_LOW, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_ALPHA, COLOR_KEYER_ALPHA_HIGH, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_RED, COLOR_KEYER_RED_LOW, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_RED, COLOR_KEYER_RED_HIGH, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_GREEN, COLOR_KEYER_GREEN_LOW, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_GREEN, COLOR_KEYER_GREEN_HIGH, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_BLUE, COLOR_KEYER_BLUE_LOW, mask_sh), \
|
||
|
|
TF_SF(CNVC_CFG0_COLOR_KEYER_BLUE, COLOR_KEYER_BLUE_HIGH, mask_sh), \
|
||
|
|
TF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_PIX_INV_MODE, mask_sh), \
|
||
|
|
TF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_PIXEL_ALPHA_MOD_EN, mask_sh), \
|
||
|
|
TF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ROM_EN, mask_sh),\
|
||
|
|
TF_SF(DSCL0_OBUF_MEM_PWR_CTRL, OBUF_MEM_PWR_FORCE, mask_sh),\
|
||
|
|
TF_SF(DSCL0_DSCL_MEM_PWR_CTRL, LUT_MEM_PWR_FORCE, mask_sh)
|
||
|
|
|
||
|
|
/* DPP CM debug status register:
|
||
|
|
*
|
||
|
|
* Status index including current ICSC, Gamut Remap Mode is 9
|
||
|
|
* ICSC Mode: [4..3]
|
||
|
|
* Gamut Remap Mode: [10..9]
|
||
|
|
*/
|
||
|
|
#define CM_TEST_DEBUG_DATA_STATUS_IDX 9
|
||
|
|
|
||
|
|
#define TF_DEBUG_REG_LIST_SH_DCN20 \
|
||
|
|
TF_DEBUG_REG_LIST_SH_DCN10, \
|
||
|
|
.CM_TEST_DEBUG_DATA_ICSC_MODE = 3, \
|
||
|
|
.CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE = 9
|
||
|
|
|
||
|
|
#define TF_DEBUG_REG_LIST_MASK_DCN20 \
|
||
|
|
TF_DEBUG_REG_LIST_MASK_DCN10, \
|
||
|
|
.CM_TEST_DEBUG_DATA_ICSC_MODE = 0x18, \
|
||
|
|
.CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE = 0x600
|
||
|
|
|
||
|
|
#define TF_REG_FIELD_LIST_DCN2_0(type) \
|
||
|
|
TF_REG_FIELD_LIST(type) \
|
||
|
|
type CM_BLNDGAM_LUT_DATA; \
|
||
|
|
type CM_TEST_DEBUG_DATA_ICSC_MODE; \
|
||
|
|
type CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE; \
|
||
|
|
type FORMAT_CNV16; \
|
||
|
|
type CNVC_BYPASS_MSB_ALIGN; \
|
||
|
|
type CLAMP_POSITIVE; \
|
||
|
|
type CLAMP_POSITIVE_C; \
|
||
|
|
type ALPHA_2BIT_LUT0; \
|
||
|
|
type ALPHA_2BIT_LUT1; \
|
||
|
|
type ALPHA_2BIT_LUT2; \
|
||
|
|
type ALPHA_2BIT_LUT3; \
|
||
|
|
type FCNV_FP_BIAS_R; \
|
||
|
|
type FCNV_FP_BIAS_G; \
|
||
|
|
type FCNV_FP_BIAS_B; \
|
||
|
|
type FCNV_FP_SCALE_R; \
|
||
|
|
type FCNV_FP_SCALE_G; \
|
||
|
|
type FCNV_FP_SCALE_B; \
|
||
|
|
type COLOR_KEYER_EN; \
|
||
|
|
type COLOR_KEYER_MODE; \
|
||
|
|
type COLOR_KEYER_ALPHA_LOW; \
|
||
|
|
type COLOR_KEYER_ALPHA_HIGH; \
|
||
|
|
type COLOR_KEYER_RED_LOW; \
|
||
|
|
type COLOR_KEYER_RED_HIGH; \
|
||
|
|
type COLOR_KEYER_GREEN_LOW; \
|
||
|
|
type COLOR_KEYER_GREEN_HIGH; \
|
||
|
|
type COLOR_KEYER_BLUE_LOW; \
|
||
|
|
type COLOR_KEYER_BLUE_HIGH; \
|
||
|
|
type CUR0_PIX_INV_MODE; \
|
||
|
|
type CUR0_PIXEL_ALPHA_MOD_EN; \
|
||
|
|
type CUR0_ROM_EN;\
|
||
|
|
type OBUF_MEM_PWR_FORCE
|
||
|
|
|
||
|
|
|
||
|
|
struct dcn2_dpp_shift {
|
||
|
|
TF_REG_FIELD_LIST_DCN2_0(uint8_t);
|
||
|
|
};
|
||
|
|
|
||
|
|
struct dcn2_dpp_mask {
|
||
|
|
TF_REG_FIELD_LIST_DCN2_0(uint32_t);
|
||
|
|
};
|
||
|
|
|
||
|
|
#define DPP_DCN2_REG_VARIABLE_LIST \
|
||
|
|
DPP_COMMON_REG_VARIABLE_LIST \
|
||
|
|
uint32_t CM_BLNDGAM_LUT_DATA; \
|
||
|
|
uint32_t ALPHA_2BIT_LUT; \
|
||
|
|
uint32_t FCNV_FP_BIAS_R; \
|
||
|
|
uint32_t FCNV_FP_BIAS_G; \
|
||
|
|
uint32_t FCNV_FP_BIAS_B; \
|
||
|
|
uint32_t FCNV_FP_SCALE_R; \
|
||
|
|
uint32_t FCNV_FP_SCALE_G; \
|
||
|
|
uint32_t FCNV_FP_SCALE_B; \
|
||
|
|
uint32_t COLOR_KEYER_CONTROL; \
|
||
|
|
uint32_t COLOR_KEYER_ALPHA; \
|
||
|
|
uint32_t COLOR_KEYER_RED; \
|
||
|
|
uint32_t COLOR_KEYER_GREEN; \
|
||
|
|
uint32_t COLOR_KEYER_BLUE; \
|
||
|
|
uint32_t OBUF_MEM_PWR_CTRL
|
||
|
|
|
||
|
|
#define DPP_DCN2_REG_VARIABLE_LIST_CM_APPEND \
|
||
|
|
uint32_t CM_GAMUT_REMAP_B_C11_C12; \
|
||
|
|
uint32_t CM_GAMUT_REMAP_B_C13_C14; \
|
||
|
|
uint32_t CM_GAMUT_REMAP_B_C21_C22; \
|
||
|
|
uint32_t CM_GAMUT_REMAP_B_C23_C24; \
|
||
|
|
uint32_t CM_GAMUT_REMAP_B_C31_C32; \
|
||
|
|
uint32_t CM_GAMUT_REMAP_B_C33_C34; \
|
||
|
|
uint32_t CM_ICSC_B_C11_C12; \
|
||
|
|
uint32_t CM_ICSC_B_C33_C34
|
||
|
|
|
||
|
|
struct dcn2_dpp_registers {
|
||
|
|
DPP_DCN2_REG_VARIABLE_LIST;
|
||
|
|
DPP_DCN2_REG_VARIABLE_LIST_CM_APPEND;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct dcn20_dpp {
|
||
|
|
struct dpp base;
|
||
|
|
|
||
|
|
const struct dcn2_dpp_registers *tf_regs;
|
||
|
|
const struct dcn2_dpp_shift *tf_shift;
|
||
|
|
const struct dcn2_dpp_mask *tf_mask;
|
||
|
|
|
||
|
|
const uint16_t *filter_v;
|
||
|
|
const uint16_t *filter_h;
|
||
|
|
const uint16_t *filter_v_c;
|
||
|
|
const uint16_t *filter_h_c;
|
||
|
|
int lb_pixel_depth_supported;
|
||
|
|
int lb_memory_size;
|
||
|
|
int lb_bits_per_entry;
|
||
|
|
bool is_write_to_ram_a_safe;
|
||
|
|
struct scaler_data scl_data;
|
||
|
|
struct pwl_params pwl_data;
|
||
|
|
};
|
||
|
|
|
||
|
|
enum dcn20_input_csc_select {
|
||
|
|
DCN2_ICSC_SELECT_BYPASS = 0,
|
||
|
|
DCN2_ICSC_SELECT_ICSC_A = 1,
|
||
|
|
DCN2_ICSC_SELECT_ICSC_B = 2
|
||
|
|
};
|
||
|
|
|
||
|
|
enum dcn20_gamut_remap_select {
|
||
|
|
DCN2_GAMUT_REMAP_BYPASS = 0,
|
||
|
|
DCN2_GAMUT_REMAP_COEF_A = 1,
|
||
|
|
DCN2_GAMUT_REMAP_COEF_B = 2
|
||
|
|
};
|
||
|
|
|
||
|
|
void dpp20_read_state(struct dpp *dpp_base,
|
||
|
|
struct dcn_dpp_state *s);
|
||
|
|
|
||
|
|
void dpp2_set_degamma_pwl(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
const struct pwl_params *params);
|
||
|
|
|
||
|
|
void dpp2_set_degamma(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
enum ipp_degamma_mode mode);
|
||
|
|
|
||
|
|
void dpp2_cm_set_gamut_remap(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
const struct dpp_grph_csc_adjustment *adjust);
|
||
|
|
|
||
|
|
void dpp2_program_input_csc(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
enum dc_color_space color_space,
|
||
|
|
enum dcn20_input_csc_select input_select,
|
||
|
|
const struct out_csc_color_matrix *tbl_entry);
|
||
|
|
|
||
|
|
bool dpp20_program_blnd_lut(
|
||
|
|
struct dpp *dpp_base, const struct pwl_params *params);
|
||
|
|
|
||
|
|
bool dpp20_program_shaper(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
const struct pwl_params *params);
|
||
|
|
|
||
|
|
bool dpp20_program_3dlut(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
struct tetrahedral_params *params);
|
||
|
|
|
||
|
|
void dpp2_cnv_set_alpha_keyer(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
struct cnv_color_keyer_params *color_keyer);
|
||
|
|
|
||
|
|
void dscl2_calc_lb_num_partitions(
|
||
|
|
const struct scaler_data *scl_data,
|
||
|
|
enum lb_memory_config lb_config,
|
||
|
|
int *num_part_y,
|
||
|
|
int *num_part_c);
|
||
|
|
|
||
|
|
void dpp2_set_cursor_attributes(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
struct dc_cursor_attributes *cursor_attributes);
|
||
|
|
|
||
|
|
void dpp2_dummy_program_input_lut(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
const struct dc_gamma *gamma);
|
||
|
|
|
||
|
|
void oppn20_dummy_program_regamma_pwl(
|
||
|
|
struct dpp *dpp,
|
||
|
|
const struct pwl_params *params,
|
||
|
|
enum opp_regamma mode);
|
||
|
|
|
||
|
|
void dpp2_set_hdr_multiplier(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
uint32_t multiplier);
|
||
|
|
|
||
|
|
bool dpp2_construct(struct dcn20_dpp *dpp2,
|
||
|
|
struct dc_context *ctx,
|
||
|
|
uint32_t inst,
|
||
|
|
const struct dcn2_dpp_registers *tf_regs,
|
||
|
|
const struct dcn2_dpp_shift *tf_shift,
|
||
|
|
const struct dcn2_dpp_mask *tf_mask);
|
||
|
|
|
||
|
|
void dpp2_power_on_obuf(
|
||
|
|
struct dpp *dpp_base,
|
||
|
|
bool power_on);
|
||
|
|
#endif /* __DC_HWSS_DCN20_H__ */
|