32 lines
874 B
C
32 lines
874 B
C
|
/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
|
||
|
|
/*
|
||
|
|
* Driver for Microsemi VSC85xx PHYs
|
||
|
|
*
|
||
|
|
* Copyright (c) 2021 Microsemi Corporation
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _MSCC_SERDES_PHY_H_
|
||
|
|
#define _MSCC_SERDES_PHY_H_
|
||
|
|
|
||
|
|
#define PHY_S6G_PLL5G_CFG2_GAIN_MASK GENMASK(9, 5)
|
||
|
|
#define PHY_S6G_PLL5G_CFG2_ENA_GAIN 1
|
||
|
|
|
||
|
|
#define PHY_S6G_DES_PHY_CTRL_POS 13
|
||
|
|
#define PHY_S6G_DES_MBTR_CTRL_POS 10
|
||
|
|
#define PHY_S6G_DES_CPMD_SEL_POS 8
|
||
|
|
#define PHY_S6G_DES_BW_HYST_POS 5
|
||
|
|
#define PHY_S6G_DES_BW_ANA_POS 1
|
||
|
|
#define PHY_S6G_DES_CFG 0x21
|
||
|
|
#define PHY_S6G_IB_CFG0 0x22
|
||
|
|
#define PHY_S6G_IB_CFG1 0x23
|
||
|
|
#define PHY_S6G_IB_CFG2 0x24
|
||
|
|
#define PHY_S6G_IB_CFG3 0x25
|
||
|
|
#define PHY_S6G_IB_CFG4 0x26
|
||
|
|
#define PHY_S6G_GP_CFG 0x2E
|
||
|
|
#define PHY_S6G_DFT_CFG0 0x35
|
||
|
|
#define PHY_S6G_IB_DFT_CFG2 0x37
|
||
|
|
|
||
|
|
int vsc85xx_sd6g_config_v2(struct phy_device *phydev);
|
||
|
|
|
||
|
|
#endif /* _MSCC_PHY_SERDES_H_ */
|