58 lines
1.0 KiB
YAML
58 lines
1.0 KiB
YAML
|
# SPDX-License-Identifier: GPL-2.0
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-display-clk.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Allwinner A10 Display Clock
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Chen-Yu Tsai <wens@csie.org>
|
||
|
|
- Maxime Ripard <mripard@kernel.org>
|
||
|
|
|
||
|
|
deprecated: true
|
||
|
|
|
||
|
|
properties:
|
||
|
|
"#clock-cells":
|
||
|
|
const: 0
|
||
|
|
|
||
|
|
"#reset-cells":
|
||
|
|
const: 0
|
||
|
|
|
||
|
|
compatible:
|
||
|
|
const: allwinner,sun4i-a10-display-clk
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
clocks:
|
||
|
|
maxItems: 3
|
||
|
|
description: >
|
||
|
|
The parent order must match the hardware programming order.
|
||
|
|
|
||
|
|
clock-output-names:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
required:
|
||
|
|
- "#clock-cells"
|
||
|
|
- "#reset-cells"
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- clocks
|
||
|
|
- clock-output-names
|
||
|
|
|
||
|
|
additionalProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
clk@1c20104 {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
#reset-cells = <0>;
|
||
|
|
compatible = "allwinner,sun4i-a10-display-clk";
|
||
|
|
reg = <0x01c20104 0x4>;
|
||
|
|
clocks = <&pll3>, <&pll7>, <&pll5 1>;
|
||
|
|
clock-output-names = "de-be";
|
||
|
|
};
|
||
|
|
|
||
|
|
...
|