167 lines
6.0 KiB
Plaintext
167 lines
6.0 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2014 Christoph Fritz <chf.fritzc@googlemail.com>
|
||
|
|
*/
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
#include "omap3-lilly-a83x.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "INCOstartec LILLY-DBB056 (DM3730)";
|
||
|
|
compatible = "incostartec,omap3-lilly-dbb056", "incostartec,omap3-lilly-a83x", "ti,omap3630", "ti,omap36xx", "ti,omap3";
|
||
|
|
};
|
||
|
|
|
||
|
|
&twl {
|
||
|
|
vaux2: regulator-vaux2 {
|
||
|
|
compatible = "ti,twl4030-vaux2";
|
||
|
|
regulator-min-microvolt = <2800000>;
|
||
|
|
regulator-max-microvolt = <2800000>;
|
||
|
|
regulator-always-on;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&omap3_pmx_core {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&lcd_pins>;
|
||
|
|
|
||
|
|
lan9117_pins: pinmux_lan9117_pins {
|
||
|
|
pinctrl-single,pins = <
|
||
|
|
OMAP3_CORE1_IOPAD(0x2114, PIN_INPUT | MUX_MODE4) /* cam_fld.gpio_98 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio4_pins: pinmux_gpio4_pins {
|
||
|
|
pinctrl-single,pins = <
|
||
|
|
OMAP3_CORE1_IOPAD(0x212e, PIN_INPUT | MUX_MODE4) /* cam_xclkb.gpio_111 -> sja1000 IRQ */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio5_pins: pinmux_gpio5_pins {
|
||
|
|
pinctrl-single,pins = <
|
||
|
|
OMAP3_CORE1_IOPAD(0x218c, PIN_OUTPUT | PIN_OFF_OUTPUT_HIGH | MUX_MODE4) /* mcbsp1_clk.gpio_156 -> enable DSS */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
lcd_pins: pinmux_lcd_pins {
|
||
|
|
pinctrl-single,pins = <
|
||
|
|
OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0) /* dss_pclk.dss_pclk */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0) /* dss_hsync.dss_hsync */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0) /* dss_vsync.dss_vsync */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0) /* dss_acbias.dss_acbias */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE0) /* dss_data0.dss_data0 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE0) /* dss_data1.dss_data1 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20e0, PIN_OUTPUT | MUX_MODE0) /* dss_data2.dss_data2 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20e2, PIN_OUTPUT | MUX_MODE0) /* dss_data3.dss_data3 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20e4, PIN_OUTPUT | MUX_MODE0) /* dss_data4.dss_data4 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20e6, PIN_OUTPUT | MUX_MODE0) /* dss_data5.dss_data5 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20e8, PIN_OUTPUT | MUX_MODE0) /* dss_data6.dss_data6 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20ea, PIN_OUTPUT | MUX_MODE0) /* dss_data7.dss_data7 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20ec, PIN_OUTPUT | MUX_MODE0) /* dss_data8.dss_data8 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20ee, PIN_OUTPUT | MUX_MODE0) /* dss_data9.dss_data9 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20f0, PIN_OUTPUT | MUX_MODE0) /* dss_data10.dss_data10 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20f2, PIN_OUTPUT | MUX_MODE0) /* dss_data11.dss_data11 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20f4, PIN_OUTPUT | MUX_MODE0) /* dss_data12.dss_data12 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20f6, PIN_OUTPUT | MUX_MODE0) /* dss_data13.dss_data13 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20f8, PIN_OUTPUT | MUX_MODE0) /* dss_data14.dss_data14 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20fa, PIN_OUTPUT | MUX_MODE0) /* dss_data15.dss_data15 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20fc, PIN_OUTPUT | MUX_MODE0) /* dss_data16.dss_data16 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x20fe, PIN_OUTPUT | MUX_MODE0) /* dss_data17.dss_data17 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mmc2_pins: pinmux_mmc2_pins {
|
||
|
|
pinctrl-single,pins = <
|
||
|
|
OMAP3_CORE1_IOPAD(0x2158, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk.sdmmc2_clk */
|
||
|
|
OMAP3_CORE1_IOPAD(0x215a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd.sdmmc2_cmd */
|
||
|
|
OMAP3_CORE1_IOPAD(0x215c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0.sdmmc2_dat0 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x215e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1.sdmmc2_dat1 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x2160, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2.sdmmc2_dat2 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x2162, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3.sdmmc2_dat3 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x2164, PIN_OUTPUT | MUX_MODE1) /* sdmmc2_dat4.sdmmc2_dir_dat0 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x2166, PIN_OUTPUT | MUX_MODE1) /* sdmmc2_dat5.sdmmc2_dir_dat1 */
|
||
|
|
OMAP3_CORE1_IOPAD(0x2168, PIN_OUTPUT | MUX_MODE1) /* sdmmc2_dat6.sdmmc2_dir_cmd */
|
||
|
|
OMAP3_CORE1_IOPAD(0x216a, PIN_INPUT | MUX_MODE1) /* sdmmc2_dat7.sdmmc2_clkin */
|
||
|
|
OMAP3_CORE1_IOPAD(0x219a, PIN_INPUT_PULLUP | MUX_MODE4) /* uart3_cts_rctx.gpio_163 -> wp */
|
||
|
|
OMAP3_CORE1_IOPAD(0x219c, PIN_INPUT_PULLUP | MUX_MODE4) /* uart3_rts_sd.gpio_164 -> cd */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
spi1_pins: pinmux_spi1_pins {
|
||
|
|
pinctrl-single,pins = <
|
||
|
|
OMAP3_CORE1_IOPAD(0x21c8, PIN_INPUT | MUX_MODE0) /* mcspi1_clk.mcspi1_clk */
|
||
|
|
OMAP3_CORE1_IOPAD(0x21ca, PIN_INPUT | MUX_MODE0) /* mcspi1_simo.mcspi1_simo */
|
||
|
|
OMAP3_CORE1_IOPAD(0x21cc, PIN_INPUT | MUX_MODE0) /* mcspi1_somi.mcspi1_somi */
|
||
|
|
OMAP3_CORE1_IOPAD(0x21ce, PIN_INPUT_PULLDOWN | MUX_MODE0) /* mcspi1_cs0.mcspi1_cs0 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&gpio4 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&gpio4_pins>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&gpio5 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&gpio5_pins>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&mmc2 {
|
||
|
|
status = "okay";
|
||
|
|
bus-width = <4>;
|
||
|
|
vmmc-supply = <&vmmc1>;
|
||
|
|
cd-gpios = <&gpio6 4 GPIO_ACTIVE_HIGH>; /* gpio_164 */
|
||
|
|
wp-gpios = <&gpio6 3 GPIO_ACTIVE_HIGH>; /* gpio_163 */
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&mmc2_pins>;
|
||
|
|
ti,dual-volt;
|
||
|
|
};
|
||
|
|
|
||
|
|
&mcspi1 {
|
||
|
|
status = "okay";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&spi1_pins>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&gpmc {
|
||
|
|
ranges = <0 0 0x30000000 0x1000000>, /* nand assigned by COM a83x */
|
||
|
|
<4 0 0x20000000 0x01000000>,
|
||
|
|
<7 0 0x15000000 0x01000000>; /* eth assigend by COM a83x */
|
||
|
|
|
||
|
|
ethernet@4,0 {
|
||
|
|
compatible = "smsc,lan9117", "smsc,lan9115";
|
||
|
|
bank-width = <2>;
|
||
|
|
gpmc,mux-add-data = <2>;
|
||
|
|
gpmc,cs-on-ns = <10>;
|
||
|
|
gpmc,cs-rd-off-ns = <65>;
|
||
|
|
gpmc,cs-wr-off-ns = <65>;
|
||
|
|
gpmc,adv-on-ns = <0>;
|
||
|
|
gpmc,adv-rd-off-ns = <10>;
|
||
|
|
gpmc,adv-wr-off-ns = <10>;
|
||
|
|
gpmc,oe-on-ns = <10>;
|
||
|
|
gpmc,oe-off-ns = <65>;
|
||
|
|
gpmc,we-on-ns = <10>;
|
||
|
|
gpmc,we-off-ns = <65>;
|
||
|
|
gpmc,rd-cycle-ns = <100>;
|
||
|
|
gpmc,wr-cycle-ns = <100>;
|
||
|
|
gpmc,access-ns = <60>;
|
||
|
|
gpmc,page-burst-access-ns = <5>;
|
||
|
|
gpmc,bus-turnaround-ns = <0>;
|
||
|
|
gpmc,cycle2cycle-delay-ns = <75>;
|
||
|
|
gpmc,wr-data-mux-bus-ns = <15>;
|
||
|
|
gpmc,wr-access-ns = <75>;
|
||
|
|
gpmc,cycle2cycle-samecsen;
|
||
|
|
gpmc,cycle2cycle-diffcsen;
|
||
|
|
vddvario-supply = <®_vcc3>;
|
||
|
|
vdd33a-supply = <®_vcc3>;
|
||
|
|
reg-io-width = <4>;
|
||
|
|
interrupt-parent = <&gpio4>;
|
||
|
|
interrupts = <2 0x2>;
|
||
|
|
reg = <4 0 0xff>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&lan9117_pins>;
|
||
|
|
phy-mode = "mii";
|
||
|
|
smsc,force-internal-phy;
|
||
|
|
};
|
||
|
|
};
|