130 lines
2.2 KiB
Plaintext
130 lines
2.2 KiB
Plaintext
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
||
|
|
/* Copyright (c) 2017 Microsemi Corporation */
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
|
#include <dt-bindings/phy/phy-ocelot-serdes.h>
|
||
|
|
#include "ocelot.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
compatible = "mscc,ocelot-pcb120", "mscc,ocelot";
|
||
|
|
|
||
|
|
chosen {
|
||
|
|
stdout-path = "serial0:115200n8";
|
||
|
|
};
|
||
|
|
|
||
|
|
memory@0 {
|
||
|
|
device_type = "memory";
|
||
|
|
reg = <0x0 0x0e000000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&gpio {
|
||
|
|
phy_int_pins: phy-int-pins {
|
||
|
|
pins = "GPIO_4";
|
||
|
|
function = "gpio";
|
||
|
|
};
|
||
|
|
|
||
|
|
phy_load_save_pins: phy-load-save-pins {
|
||
|
|
pins = "GPIO_10";
|
||
|
|
function = "ptp2";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&mdio0 {
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&mdio1 {
|
||
|
|
status = "okay";
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&miim1_pins>, <&phy_int_pins>, <&phy_load_save_pins>;
|
||
|
|
|
||
|
|
phy7: ethernet-phy@0 {
|
||
|
|
reg = <0>;
|
||
|
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-parent = <&gpio>;
|
||
|
|
load-save-gpios = <&gpio 10 GPIO_ACTIVE_HIGH>;
|
||
|
|
};
|
||
|
|
phy6: ethernet-phy@1 {
|
||
|
|
reg = <1>;
|
||
|
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-parent = <&gpio>;
|
||
|
|
load-save-gpios = <&gpio 10 GPIO_ACTIVE_HIGH>;
|
||
|
|
};
|
||
|
|
phy5: ethernet-phy@2 {
|
||
|
|
reg = <2>;
|
||
|
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-parent = <&gpio>;
|
||
|
|
load-save-gpios = <&gpio 10 GPIO_ACTIVE_HIGH>;
|
||
|
|
};
|
||
|
|
phy4: ethernet-phy@3 {
|
||
|
|
reg = <3>;
|
||
|
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-parent = <&gpio>;
|
||
|
|
load-save-gpios = <&gpio 10 GPIO_ACTIVE_HIGH>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&port0 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy0>;
|
||
|
|
phy-mode = "internal";
|
||
|
|
};
|
||
|
|
|
||
|
|
&port1 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy1>;
|
||
|
|
phy-mode = "internal";
|
||
|
|
};
|
||
|
|
|
||
|
|
&port2 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy2>;
|
||
|
|
phy-mode = "internal";
|
||
|
|
};
|
||
|
|
|
||
|
|
&port3 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy3>;
|
||
|
|
phy-mode = "internal";
|
||
|
|
};
|
||
|
|
|
||
|
|
&port4 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy7>;
|
||
|
|
phy-mode = "sgmii";
|
||
|
|
phys = <&serdes 4 SERDES1G(2)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&port5 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy4>;
|
||
|
|
phy-mode = "sgmii";
|
||
|
|
phys = <&serdes 5 SERDES1G(5)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&port6 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy6>;
|
||
|
|
phy-mode = "sgmii";
|
||
|
|
phys = <&serdes 6 SERDES1G(3)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&port9 {
|
||
|
|
status = "okay";
|
||
|
|
phy-handle = <&phy5>;
|
||
|
|
phy-mode = "sgmii";
|
||
|
|
phys = <&serdes 9 SERDES1G(4)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&uart0 {
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&uart2 {
|
||
|
|
status = "okay";
|
||
|
|
};
|