91 lines
2.1 KiB
C
91 lines
2.1 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
||
|
|
/* Copyright (c) 2018 Quantenna Communications, Inc. All rights reserved. */
|
||
|
|
|
||
|
|
#ifndef _QTN_FMAC_PCIE_H_
|
||
|
|
#define _QTN_FMAC_PCIE_H_
|
||
|
|
|
||
|
|
#include <linux/pci.h>
|
||
|
|
#include <linux/spinlock.h>
|
||
|
|
#include <linux/io.h>
|
||
|
|
#include <linux/skbuff.h>
|
||
|
|
#include <linux/workqueue.h>
|
||
|
|
#include <linux/interrupt.h>
|
||
|
|
|
||
|
|
#include "shm_ipc.h"
|
||
|
|
#include "bus.h"
|
||
|
|
|
||
|
|
#define SKB_BUF_SIZE 2048
|
||
|
|
|
||
|
|
#define QTN_FW_DL_TIMEOUT_MS 3000
|
||
|
|
#define QTN_FW_QLINK_TIMEOUT_MS 30000
|
||
|
|
#define QTN_EP_RESET_WAIT_MS 1000
|
||
|
|
|
||
|
|
struct qtnf_pcie_bus_priv {
|
||
|
|
struct pci_dev *pdev;
|
||
|
|
|
||
|
|
int (*probe_cb)(struct qtnf_bus *bus, unsigned int tx_bd_size,
|
||
|
|
unsigned int rx_bd_size);
|
||
|
|
void (*remove_cb)(struct qtnf_bus *bus);
|
||
|
|
int (*suspend_cb)(struct qtnf_bus *bus);
|
||
|
|
int (*resume_cb)(struct qtnf_bus *bus);
|
||
|
|
u64 (*dma_mask_get_cb)(void);
|
||
|
|
|
||
|
|
spinlock_t tx_reclaim_lock;
|
||
|
|
spinlock_t tx_lock;
|
||
|
|
|
||
|
|
struct workqueue_struct *workqueue;
|
||
|
|
struct tasklet_struct reclaim_tq;
|
||
|
|
|
||
|
|
void __iomem *sysctl_bar;
|
||
|
|
void __iomem *epmem_bar;
|
||
|
|
void __iomem *dmareg_bar;
|
||
|
|
|
||
|
|
struct qtnf_shm_ipc shm_ipc_ep_in;
|
||
|
|
struct qtnf_shm_ipc shm_ipc_ep_out;
|
||
|
|
|
||
|
|
u16 tx_bd_num;
|
||
|
|
u16 rx_bd_num;
|
||
|
|
|
||
|
|
struct sk_buff **tx_skb;
|
||
|
|
struct sk_buff **rx_skb;
|
||
|
|
|
||
|
|
unsigned int fw_blksize;
|
||
|
|
|
||
|
|
u32 rx_bd_w_index;
|
||
|
|
u32 rx_bd_r_index;
|
||
|
|
|
||
|
|
u32 tx_bd_w_index;
|
||
|
|
u32 tx_bd_r_index;
|
||
|
|
|
||
|
|
/* diagnostics stats */
|
||
|
|
u32 pcie_irq_count;
|
||
|
|
u32 tx_full_count;
|
||
|
|
u32 tx_done_count;
|
||
|
|
u32 tx_reclaim_done;
|
||
|
|
u32 tx_reclaim_req;
|
||
|
|
|
||
|
|
u8 msi_enabled;
|
||
|
|
u8 tx_stopped;
|
||
|
|
bool flashboot;
|
||
|
|
};
|
||
|
|
|
||
|
|
int qtnf_pcie_control_tx(struct qtnf_bus *bus, struct sk_buff *skb);
|
||
|
|
int qtnf_pcie_alloc_skb_array(struct qtnf_pcie_bus_priv *priv);
|
||
|
|
int qtnf_pcie_fw_boot_done(struct qtnf_bus *bus);
|
||
|
|
void qtnf_pcie_init_shm_ipc(struct qtnf_pcie_bus_priv *priv,
|
||
|
|
struct qtnf_shm_ipc_region __iomem *ipc_tx_reg,
|
||
|
|
struct qtnf_shm_ipc_region __iomem *ipc_rx_reg,
|
||
|
|
const struct qtnf_shm_ipc_int *ipc_int);
|
||
|
|
struct qtnf_bus *qtnf_pcie_pearl_alloc(struct pci_dev *pdev);
|
||
|
|
struct qtnf_bus *qtnf_pcie_topaz_alloc(struct pci_dev *pdev);
|
||
|
|
|
||
|
|
static inline void qtnf_non_posted_write(u32 val, void __iomem *basereg)
|
||
|
|
{
|
||
|
|
writel(val, basereg);
|
||
|
|
|
||
|
|
/* flush posted write */
|
||
|
|
readl(basereg);
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif /* _QTN_FMAC_PCIE_H_ */
|