1271 lines
33 KiB
Plaintext
1271 lines
33 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
#include <dt-bindings/clock/tegra124-car.h>
|
|
#include <dt-bindings/gpio/tegra-gpio.h>
|
|
#include <dt-bindings/memory/tegra124-mc.h>
|
|
#include <dt-bindings/pinctrl/pinctrl-tegra.h>
|
|
#include <dt-bindings/pinctrl/pinctrl-tegra-xusb.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/thermal/tegra124-soctherm.h>
|
|
#include <dt-bindings/soc/tegra-pmc.h>
|
|
|
|
#include "tegra132-peripherals-opp.dtsi"
|
|
|
|
/ {
|
|
compatible = "nvidia,tegra132", "nvidia,tegra124";
|
|
interrupt-parent = <&lic>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
pcie@1003000 {
|
|
compatible = "nvidia,tegra124-pcie";
|
|
device_type = "pci";
|
|
reg = <0x0 0x01003000 0x0 0x00000800>, /* PADS registers */
|
|
<0x0 0x01003800 0x0 0x00000800>, /* AFI registers */
|
|
<0x0 0x02000000 0x0 0x10000000>; /* configuration space */
|
|
reg-names = "pads", "afi", "cs";
|
|
interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */
|
|
<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */
|
|
interrupt-names = "intr", "msi";
|
|
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
bus-range = <0x00 0xff>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
ranges = <0x02000000 0 0x01000000 0x0 0x01000000 0 0x00001000>, /* port 0 configuration space */
|
|
<0x02000000 0 0x01001000 0x0 0x01001000 0 0x00001000>, /* port 1 configuration space */
|
|
<0x01000000 0 0x0 0x0 0x12000000 0 0x00010000>, /* downstream I/O (64 KiB) */
|
|
<0x02000000 0 0x13000000 0x0 0x13000000 0 0x0d000000>, /* non-prefetchable memory (208 MiB) */
|
|
<0x42000000 0 0x20000000 0x0 0x20000000 0 0x20000000>; /* prefetchable memory (512 MiB) */
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_PCIE>,
|
|
<&tegra_car TEGRA124_CLK_AFI>,
|
|
<&tegra_car TEGRA124_CLK_PLL_E>,
|
|
<&tegra_car TEGRA124_CLK_CML0>;
|
|
clock-names = "pex", "afi", "pll_e", "cml";
|
|
resets = <&tegra_car 70>,
|
|
<&tegra_car 72>,
|
|
<&tegra_car 74>;
|
|
reset-names = "pex", "afi", "pcie_x";
|
|
status = "disabled";
|
|
|
|
pci@1,0 {
|
|
device_type = "pci";
|
|
assigned-addresses = <0x82000800 0 0x01000000 0 0x1000>;
|
|
reg = <0x000800 0 0 0 0>;
|
|
bus-range = <0x00 0xff>;
|
|
status = "disabled";
|
|
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
nvidia,num-lanes = <2>;
|
|
};
|
|
|
|
pci@2,0 {
|
|
device_type = "pci";
|
|
assigned-addresses = <0x82001000 0 0x01001000 0 0x1000>;
|
|
reg = <0x001000 0 0 0 0>;
|
|
bus-range = <0x00 0xff>;
|
|
status = "disabled";
|
|
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
nvidia,num-lanes = <1>;
|
|
};
|
|
};
|
|
|
|
host1x@50000000 {
|
|
compatible = "nvidia,tegra132-host1x",
|
|
"nvidia,tegra124-host1x";
|
|
reg = <0x0 0x50000000 0x0 0x00034000>;
|
|
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>, /* syncpt */
|
|
<GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; /* general */
|
|
interrupt-names = "syncpt", "host1x";
|
|
clocks = <&tegra_car TEGRA124_CLK_HOST1X>;
|
|
clock-names = "host1x";
|
|
resets = <&tegra_car 28>;
|
|
reset-names = "host1x";
|
|
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
ranges = <0 0x54000000 0 0x54000000 0 0x01000000>;
|
|
|
|
dc@54200000 {
|
|
compatible = "nvidia,tegra124-dc";
|
|
reg = <0x0 0x54200000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_DISP1>;
|
|
clock-names = "dc";
|
|
resets = <&tegra_car 27>;
|
|
reset-names = "dc";
|
|
|
|
iommus = <&mc TEGRA_SWGROUP_DC>;
|
|
|
|
nvidia,head = <0>;
|
|
};
|
|
|
|
dc@54240000 {
|
|
compatible = "nvidia,tegra124-dc";
|
|
reg = <0x0 0x54240000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_DISP2>;
|
|
clock-names = "dc";
|
|
resets = <&tegra_car 26>;
|
|
reset-names = "dc";
|
|
|
|
iommus = <&mc TEGRA_SWGROUP_DCB>;
|
|
|
|
nvidia,head = <1>;
|
|
};
|
|
|
|
hdmi@54280000 {
|
|
compatible = "nvidia,tegra124-hdmi";
|
|
reg = <0x0 0x54280000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_HDMI>,
|
|
<&tegra_car TEGRA124_CLK_PLL_D2_OUT0>;
|
|
clock-names = "hdmi", "parent";
|
|
resets = <&tegra_car 51>;
|
|
reset-names = "hdmi";
|
|
status = "disabled";
|
|
};
|
|
|
|
sor@54540000 {
|
|
compatible = "nvidia,tegra124-sor";
|
|
reg = <0x0 0x54540000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SOR0>,
|
|
<&tegra_car TEGRA124_CLK_SOR0_OUT>,
|
|
<&tegra_car TEGRA124_CLK_PLL_D_OUT0>,
|
|
<&tegra_car TEGRA124_CLK_PLL_DP>,
|
|
<&tegra_car TEGRA124_CLK_CLK_M>;
|
|
clock-names = "sor", "out", "parent", "dp", "safe";
|
|
resets = <&tegra_car 182>;
|
|
reset-names = "sor";
|
|
status = "disabled";
|
|
};
|
|
|
|
dpaux: dpaux@545c0000 {
|
|
compatible = "nvidia,tegra124-dpaux";
|
|
reg = <0x0 0x545c0000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_DPAUX>,
|
|
<&tegra_car TEGRA124_CLK_PLL_DP>;
|
|
clock-names = "dpaux", "parent";
|
|
resets = <&tegra_car 181>;
|
|
reset-names = "dpaux";
|
|
status = "disabled";
|
|
|
|
i2c-bus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
gic: interrupt-controller@50041000 {
|
|
compatible = "arm,cortex-a15-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x0 0x50041000 0x0 0x1000>,
|
|
<0x0 0x50042000 0x0 0x2000>,
|
|
<0x0 0x50044000 0x0 0x2000>,
|
|
<0x0 0x50046000 0x0 0x2000>;
|
|
interrupts = <GIC_PPI 9
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
|
interrupt-parent = <&gic>;
|
|
};
|
|
|
|
gpu@57000000 {
|
|
compatible = "nvidia,gk20a";
|
|
reg = <0x0 0x57000000 0x0 0x01000000>,
|
|
<0x0 0x58000000 0x0 0x01000000>;
|
|
interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "stall", "nonstall";
|
|
clocks = <&tegra_car TEGRA124_CLK_GPU>,
|
|
<&tegra_car TEGRA124_CLK_PLL_P_OUT5>;
|
|
clock-names = "gpu", "pwr";
|
|
resets = <&tegra_car 184>;
|
|
reset-names = "gpu";
|
|
status = "disabled";
|
|
};
|
|
|
|
lic: interrupt-controller@60004000 {
|
|
compatible = "nvidia,tegra124-ictlr", "nvidia,tegra30-ictlr";
|
|
reg = <0x0 0x60004000 0x0 0x100>,
|
|
<0x0 0x60004100 0x0 0x100>,
|
|
<0x0 0x60004200 0x0 0x100>,
|
|
<0x0 0x60004300 0x0 0x100>,
|
|
<0x0 0x60004400 0x0 0x100>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupt-parent = <&gic>;
|
|
};
|
|
|
|
timer@60005000 {
|
|
compatible = "nvidia,tegra124-timer", "nvidia,tegra30-timer";
|
|
reg = <0x0 0x60005000 0x0 0x400>;
|
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_TIMER>;
|
|
clock-names = "timer";
|
|
};
|
|
|
|
tegra_car: clock@60006000 {
|
|
compatible = "nvidia,tegra132-car";
|
|
reg = <0x0 0x60006000 0x0 0x1000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
nvidia,external-memory-controller = <&emc>;
|
|
};
|
|
|
|
flow-controller@60007000 {
|
|
compatible = "nvidia,tegra132-flowctrl", "nvidia,tegra124-flowctrl";
|
|
reg = <0x0 0x60007000 0x0 0x1000>;
|
|
};
|
|
|
|
actmon@6000c800 {
|
|
compatible = "nvidia,tegra124-actmon";
|
|
reg = <0x0 0x6000c800 0x0 0x400>;
|
|
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_ACTMON>,
|
|
<&tegra_car TEGRA124_CLK_EMC>;
|
|
clock-names = "actmon", "emc";
|
|
resets = <&tegra_car 119>;
|
|
reset-names = "actmon";
|
|
operating-points-v2 = <&emc_bw_dfs_opp_table>;
|
|
interconnects = <&mc TEGRA124_MC_MPCORER &emc>;
|
|
interconnect-names = "cpu-read";
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
gpio: gpio@6000d000 {
|
|
compatible = "nvidia,tegra124-gpio", "nvidia,tegra30-gpio";
|
|
reg = <0x0 0x6000d000 0x0 0x1000>;
|
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
apbdma: dma@60020000 {
|
|
compatible = "nvidia,tegra124-apbdma", "nvidia,tegra148-apbdma";
|
|
reg = <0x0 0x60020000 0x0 0x1400>;
|
|
interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_APBDMA>;
|
|
clock-names = "dma";
|
|
resets = <&tegra_car 34>;
|
|
reset-names = "dma";
|
|
#dma-cells = <1>;
|
|
};
|
|
|
|
apbmisc@70000800 {
|
|
compatible = "nvidia,tegra124-apbmisc", "nvidia,tegra20-apbmisc";
|
|
reg = <0x0 0x70000800 0x0 0x64>, /* Chip revision */
|
|
<0x0 0x7000e864 0x0 0x04>; /* Strapping options */
|
|
};
|
|
|
|
pinmux: pinmux@70000868 {
|
|
compatible = "nvidia,tegra124-pinmux";
|
|
reg = <0x0 0x70000868 0x0 0x164>, /* Pad control registers */
|
|
<0x0 0x70003000 0x0 0x434>, /* Mux registers */
|
|
<0x0 0x70000820 0x0 0x008>; /* MIPI pad control */
|
|
};
|
|
|
|
/*
|
|
* There are two serial driver i.e. 8250 based simple serial
|
|
* driver and APB DMA based serial driver for higher baudrate
|
|
* and performance. To enable the 8250 based driver, the compatible
|
|
* is "nvidia,tegra124-uart", "nvidia,tegra20-uart" and to enable
|
|
* the APB DMA based serial driver, the compatible is
|
|
* "nvidia,tegra124-hsuart", "nvidia,tegra30-hsuart".
|
|
*/
|
|
uarta: serial@70006000 {
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
|
reg = <0x0 0x70006000 0x0 0x40>;
|
|
reg-shift = <2>;
|
|
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTA>;
|
|
clock-names = "serial";
|
|
resets = <&tegra_car 6>;
|
|
reset-names = "serial";
|
|
dmas = <&apbdma 8>, <&apbdma 8>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
uartb: serial@70006040 {
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
|
reg = <0x0 0x70006040 0x0 0x40>;
|
|
reg-shift = <2>;
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTB>;
|
|
clock-names = "serial";
|
|
resets = <&tegra_car 7>;
|
|
reset-names = "serial";
|
|
dmas = <&apbdma 9>, <&apbdma 9>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
uartc: serial@70006200 {
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
|
reg = <0x0 0x70006200 0x0 0x40>;
|
|
reg-shift = <2>;
|
|
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTC>;
|
|
clock-names = "serial";
|
|
resets = <&tegra_car 55>;
|
|
reset-names = "serial";
|
|
dmas = <&apbdma 10>, <&apbdma 10>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
uartd: serial@70006300 {
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
|
reg = <0x0 0x70006300 0x0 0x40>;
|
|
reg-shift = <2>;
|
|
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTD>;
|
|
clock-names = "serial";
|
|
resets = <&tegra_car 65>;
|
|
reset-names = "serial";
|
|
dmas = <&apbdma 19>, <&apbdma 19>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
pwm: pwm@7000a000 {
|
|
compatible = "nvidia,tegra124-pwm", "nvidia,tegra20-pwm";
|
|
reg = <0x0 0x7000a000 0x0 0x100>;
|
|
#pwm-cells = <2>;
|
|
clocks = <&tegra_car TEGRA124_CLK_PWM>;
|
|
resets = <&tegra_car 17>;
|
|
reset-names = "pwm";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c@7000c000 {
|
|
compatible = "nvidia,tegra124-i2c";
|
|
reg = <0x0 0x7000c000 0x0 0x100>;
|
|
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C1>;
|
|
clock-names = "div-clk";
|
|
resets = <&tegra_car 12>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 21>, <&apbdma 21>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c@7000c400 {
|
|
compatible = "nvidia,tegra124-i2c";
|
|
reg = <0x0 0x7000c400 0x0 0x100>;
|
|
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C2>;
|
|
clock-names = "div-clk";
|
|
resets = <&tegra_car 54>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 22>, <&apbdma 22>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c@7000c500 {
|
|
compatible = "nvidia,tegra124-i2c";
|
|
reg = <0x0 0x7000c500 0x0 0x100>;
|
|
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C3>;
|
|
clock-names = "div-clk";
|
|
resets = <&tegra_car 67>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 23>, <&apbdma 23>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c@7000c700 {
|
|
compatible = "nvidia,tegra124-i2c";
|
|
reg = <0x0 0x7000c700 0x0 0x100>;
|
|
interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C4>;
|
|
clock-names = "div-clk";
|
|
resets = <&tegra_car 103>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 26>, <&apbdma 26>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c@7000d000 {
|
|
compatible = "nvidia,tegra124-i2c";
|
|
reg = <0x0 0x7000d000 0x0 0x100>;
|
|
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C5>;
|
|
clock-names = "div-clk";
|
|
resets = <&tegra_car 47>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 24>, <&apbdma 24>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c@7000d100 {
|
|
compatible = "nvidia,tegra124-i2c";
|
|
reg = <0x0 0x7000d100 0x0 0x100>;
|
|
interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C6>;
|
|
clock-names = "div-clk";
|
|
resets = <&tegra_car 166>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 30>, <&apbdma 30>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
spi@7000d400 {
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
|
reg = <0x0 0x7000d400 0x0 0x200>;
|
|
interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC1>;
|
|
clock-names = "spi";
|
|
resets = <&tegra_car 41>;
|
|
reset-names = "spi";
|
|
dmas = <&apbdma 15>, <&apbdma 15>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
spi@7000d600 {
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
|
reg = <0x0 0x7000d600 0x0 0x200>;
|
|
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC2>;
|
|
clock-names = "spi";
|
|
resets = <&tegra_car 44>;
|
|
reset-names = "spi";
|
|
dmas = <&apbdma 16>, <&apbdma 16>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
spi@7000d800 {
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
|
reg = <0x0 0x7000d800 0x0 0x200>;
|
|
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC3>;
|
|
clock-names = "spi";
|
|
resets = <&tegra_car 46>;
|
|
reset-names = "spi";
|
|
dmas = <&apbdma 17>, <&apbdma 17>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
spi@7000da00 {
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
|
reg = <0x0 0x7000da00 0x0 0x200>;
|
|
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC4>;
|
|
clock-names = "spi";
|
|
resets = <&tegra_car 68>;
|
|
reset-names = "spi";
|
|
dmas = <&apbdma 18>, <&apbdma 18>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
spi@7000dc00 {
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
|
reg = <0x0 0x7000dc00 0x0 0x200>;
|
|
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC5>;
|
|
clock-names = "spi";
|
|
resets = <&tegra_car 104>;
|
|
reset-names = "spi";
|
|
dmas = <&apbdma 27>, <&apbdma 27>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
spi@7000de00 {
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
|
reg = <0x0 0x7000de00 0x0 0x200>;
|
|
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC6>;
|
|
clock-names = "spi";
|
|
resets = <&tegra_car 105>;
|
|
reset-names = "spi";
|
|
dmas = <&apbdma 28>, <&apbdma 28>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|
|
|
|
rtc@7000e000 {
|
|
compatible = "nvidia,tegra124-rtc", "nvidia,tegra20-rtc";
|
|
reg = <0x0 0x7000e000 0x0 0x100>;
|
|
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_RTC>;
|
|
clock-names = "rtc";
|
|
};
|
|
|
|
tegra_pmc: pmc@7000e400 {
|
|
compatible = "nvidia,tegra124-pmc";
|
|
reg = <0x0 0x7000e400 0x0 0x400>;
|
|
clocks = <&tegra_car TEGRA124_CLK_PCLK>, <&clk32k_in>;
|
|
clock-names = "pclk", "clk32k_in";
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
fuse@7000f800 {
|
|
compatible = "nvidia,tegra124-efuse";
|
|
reg = <0x0 0x7000f800 0x0 0x400>;
|
|
clocks = <&tegra_car TEGRA124_CLK_FUSE>;
|
|
clock-names = "fuse";
|
|
resets = <&tegra_car 39>;
|
|
reset-names = "fuse";
|
|
};
|
|
|
|
mc: memory-controller@70019000 {
|
|
compatible = "nvidia,tegra132-mc";
|
|
reg = <0x0 0x70019000 0x0 0x1000>;
|
|
clocks = <&tegra_car TEGRA124_CLK_MC>;
|
|
clock-names = "mc";
|
|
|
|
interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#iommu-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#interconnect-cells = <1>;
|
|
};
|
|
|
|
emc: external-memory-controller@7001b000 {
|
|
compatible = "nvidia,tegra132-emc", "nvidia,tegra124-emc";
|
|
reg = <0x0 0x7001b000 0x0 0x1000>;
|
|
clocks = <&tegra_car TEGRA124_CLK_EMC>;
|
|
clock-names = "emc";
|
|
|
|
nvidia,memory-controller = <&mc>;
|
|
operating-points-v2 = <&emc_icc_dvfs_opp_table>;
|
|
|
|
#interconnect-cells = <0>;
|
|
};
|
|
|
|
sata@70020000 {
|
|
compatible = "nvidia,tegra124-ahci";
|
|
reg = <0x0 0x70027000 0x0 0x2000>, /* AHCI */
|
|
<0x0 0x70020000 0x0 0x7000>; /* SATA */
|
|
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SATA>,
|
|
<&tegra_car TEGRA124_CLK_SATA_OOB>;
|
|
clock-names = "sata", "sata-oob";
|
|
resets = <&tegra_car 124>,
|
|
<&tegra_car 129>,
|
|
<&tegra_car 123>;
|
|
reset-names = "sata", "sata-cold", "sata-oob";
|
|
status = "disabled";
|
|
};
|
|
|
|
hda@70030000 {
|
|
compatible = "nvidia,tegra132-hda", "nvidia,tegra124-hda",
|
|
"nvidia,tegra30-hda";
|
|
reg = <0x0 0x70030000 0x0 0x10000>;
|
|
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_HDA>,
|
|
<&tegra_car TEGRA124_CLK_HDA2HDMI>,
|
|
<&tegra_car TEGRA124_CLK_HDA2CODEC_2X>;
|
|
clock-names = "hda", "hda2hdmi", "hda2codec_2x";
|
|
resets = <&tegra_car 125>, /* hda */
|
|
<&tegra_car 128>, /* hda2hdmi */
|
|
<&tegra_car 111>; /* hda2codec_2x */
|
|
reset-names = "hda", "hda2hdmi", "hda2codec_2x";
|
|
status = "disabled";
|
|
};
|
|
|
|
usb@70090000 {
|
|
compatible = "nvidia,tegra132-xusb", "nvidia,tegra124-xusb";
|
|
reg = <0x0 0x70090000 0x0 0x8000>,
|
|
<0x0 0x70098000 0x0 0x1000>,
|
|
<0x0 0x70099000 0x0 0x1000>;
|
|
reg-names = "hcd", "fpci", "ipfs";
|
|
|
|
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_XUSB_HOST>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_HOST_SRC>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_FALCON_SRC>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_SS>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_SS_DIV2>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_SS_SRC>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_HS_SRC>,
|
|
<&tegra_car TEGRA124_CLK_XUSB_FS_SRC>,
|
|
<&tegra_car TEGRA124_CLK_PLL_U_480M>,
|
|
<&tegra_car TEGRA124_CLK_CLK_M>,
|
|
<&tegra_car TEGRA124_CLK_PLL_E>;
|
|
clock-names = "xusb_host", "xusb_host_src",
|
|
"xusb_falcon_src", "xusb_ss",
|
|
"xusb_ss_div2", "xusb_ss_src",
|
|
"xusb_hs_src", "xusb_fs_src",
|
|
"pll_u_480m", "clk_m", "pll_e";
|
|
resets = <&tegra_car 89>, <&tegra_car 156>,
|
|
<&tegra_car 143>;
|
|
reset-names = "xusb_host", "xusb_ss", "xusb_src";
|
|
|
|
nvidia,xusb-padctl = <&padctl>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
padctl: padctl@7009f000 {
|
|
compatible = "nvidia,tegra132-xusb-padctl",
|
|
"nvidia,tegra124-xusb-padctl";
|
|
reg = <0x0 0x7009f000 0x0 0x1000>;
|
|
resets = <&tegra_car 142>;
|
|
reset-names = "padctl";
|
|
|
|
pads {
|
|
usb2 {
|
|
status = "disabled";
|
|
|
|
lanes {
|
|
usb2-0 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
usb2-1 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
usb2-2 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ulpi {
|
|
status = "disabled";
|
|
|
|
lanes {
|
|
ulpi-0 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
hsic {
|
|
status = "disabled";
|
|
|
|
lanes {
|
|
hsic-0 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
hsic-1 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pcie {
|
|
status = "disabled";
|
|
|
|
lanes {
|
|
pcie-0 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
pcie-1 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
pcie-2 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
pcie-3 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
|
|
pcie-4 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
sata {
|
|
status = "disabled";
|
|
|
|
lanes {
|
|
sata-0 {
|
|
status = "disabled";
|
|
#phy-cells = <0>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
ports {
|
|
usb2-0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
usb2-1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
usb2-2 {
|
|
status = "disabled";
|
|
};
|
|
|
|
hsic-0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
hsic-1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
usb3-0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
usb3-1 {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
mmc@700b0000 {
|
|
compatible = "nvidia,tegra124-sdhci";
|
|
reg = <0x0 0x700b0000 0x0 0x200>;
|
|
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC1>;
|
|
clock-names = "sdhci";
|
|
resets = <&tegra_car 14>;
|
|
reset-names = "sdhci";
|
|
status = "disabled";
|
|
};
|
|
|
|
mmc@700b0200 {
|
|
compatible = "nvidia,tegra124-sdhci";
|
|
reg = <0x0 0x700b0200 0x0 0x200>;
|
|
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC2>;
|
|
clock-names = "sdhci";
|
|
resets = <&tegra_car 9>;
|
|
reset-names = "sdhci";
|
|
status = "disabled";
|
|
};
|
|
|
|
mmc@700b0400 {
|
|
compatible = "nvidia,tegra124-sdhci";
|
|
reg = <0x0 0x700b0400 0x0 0x200>;
|
|
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC3>;
|
|
clock-names = "sdhci";
|
|
resets = <&tegra_car 69>;
|
|
reset-names = "sdhci";
|
|
status = "disabled";
|
|
};
|
|
|
|
mmc@700b0600 {
|
|
compatible = "nvidia,tegra124-sdhci";
|
|
reg = <0x0 0x700b0600 0x0 0x200>;
|
|
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC4>;
|
|
clock-names = "sdhci";
|
|
resets = <&tegra_car 15>;
|
|
reset-names = "sdhci";
|
|
status = "disabled";
|
|
};
|
|
|
|
soctherm: thermal-sensor@700e2000 {
|
|
compatible = "nvidia,tegra132-soctherm";
|
|
reg = <0x0 0x700e2000 0x0 0x600>, /* 0: SOC_THERM reg_base */
|
|
<0x0 0x70040000 0x0 0x200>; /* 2: CCROC reg_base */
|
|
reg-names = "soctherm-reg", "ccroc-reg";
|
|
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "thermal", "edp";
|
|
clocks = <&tegra_car TEGRA124_CLK_TSENSOR>,
|
|
<&tegra_car TEGRA124_CLK_SOC_THERM>;
|
|
clock-names = "tsensor", "soctherm";
|
|
resets = <&tegra_car 78>;
|
|
reset-names = "soctherm";
|
|
#thermal-sensor-cells = <1>;
|
|
|
|
throttle-cfgs {
|
|
throttle_heavy: heavy {
|
|
nvidia,priority = <100>;
|
|
nvidia,cpu-throt-level = <TEGRA_SOCTHERM_THROT_LEVEL_HIGH>;
|
|
|
|
#cooling-cells = <2>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ahub@70300000 {
|
|
compatible = "nvidia,tegra124-ahub";
|
|
reg = <0x0 0x70300000 0x0 0x200>,
|
|
<0x0 0x70300800 0x0 0x800>,
|
|
<0x0 0x70300200 0x0 0x600>;
|
|
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&tegra_car TEGRA124_CLK_D_AUDIO>,
|
|
<&tegra_car TEGRA124_CLK_APBIF>;
|
|
clock-names = "d_audio", "apbif";
|
|
resets = <&tegra_car 106>, /* d_audio */
|
|
<&tegra_car 107>, /* apbif */
|
|
<&tegra_car 30>, /* i2s0 */
|
|
<&tegra_car 11>, /* i2s1 */
|
|
<&tegra_car 18>, /* i2s2 */
|
|
<&tegra_car 101>, /* i2s3 */
|
|
<&tegra_car 102>, /* i2s4 */
|
|
<&tegra_car 108>, /* dam0 */
|
|
<&tegra_car 109>, /* dam1 */
|
|
<&tegra_car 110>, /* dam2 */
|
|
<&tegra_car 10>, /* spdif */
|
|
<&tegra_car 153>, /* amx */
|
|
<&tegra_car 185>, /* amx1 */
|
|
<&tegra_car 154>, /* adx */
|
|
<&tegra_car 180>, /* adx1 */
|
|
<&tegra_car 186>, /* afc0 */
|
|
<&tegra_car 187>, /* afc1 */
|
|
<&tegra_car 188>, /* afc2 */
|
|
<&tegra_car 189>, /* afc3 */
|
|
<&tegra_car 190>, /* afc4 */
|
|
<&tegra_car 191>; /* afc5 */
|
|
reset-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2",
|
|
"i2s3", "i2s4", "dam0", "dam1", "dam2",
|
|
"spdif", "amx", "amx1", "adx", "adx1",
|
|
"afc0", "afc1", "afc2", "afc3", "afc4", "afc5";
|
|
dmas = <&apbdma 1>, <&apbdma 1>,
|
|
<&apbdma 2>, <&apbdma 2>,
|
|
<&apbdma 3>, <&apbdma 3>,
|
|
<&apbdma 4>, <&apbdma 4>,
|
|
<&apbdma 6>, <&apbdma 6>,
|
|
<&apbdma 7>, <&apbdma 7>,
|
|
<&apbdma 12>, <&apbdma 12>,
|
|
<&apbdma 13>, <&apbdma 13>,
|
|
<&apbdma 14>, <&apbdma 14>,
|
|
<&apbdma 29>, <&apbdma 29>;
|
|
dma-names = "rx0", "tx0", "rx1", "tx1", "rx2", "tx2",
|
|
"rx3", "tx3", "rx4", "tx4", "rx5", "tx5",
|
|
"rx6", "tx6", "rx7", "tx7", "rx8", "tx8",
|
|
"rx9", "tx9";
|
|
ranges;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
tegra_i2s0: i2s@70301000 {
|
|
compatible = "nvidia,tegra124-i2s";
|
|
reg = <0x0 0x70301000 0x0 0x100>;
|
|
nvidia,ahub-cif-ids = <4 4>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S0>;
|
|
clock-names = "i2s";
|
|
resets = <&tegra_car 30>;
|
|
reset-names = "i2s";
|
|
status = "disabled";
|
|
};
|
|
|
|
tegra_i2s1: i2s@70301100 {
|
|
compatible = "nvidia,tegra124-i2s";
|
|
reg = <0x0 0x70301100 0x0 0x100>;
|
|
nvidia,ahub-cif-ids = <5 5>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S1>;
|
|
clock-names = "i2s";
|
|
resets = <&tegra_car 11>;
|
|
reset-names = "i2s";
|
|
status = "disabled";
|
|
};
|
|
|
|
tegra_i2s2: i2s@70301200 {
|
|
compatible = "nvidia,tegra124-i2s";
|
|
reg = <0x0 0x70301200 0x0 0x100>;
|
|
nvidia,ahub-cif-ids = <6 6>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S2>;
|
|
clock-names = "i2s";
|
|
resets = <&tegra_car 18>;
|
|
reset-names = "i2s";
|
|
status = "disabled";
|
|
};
|
|
|
|
tegra_i2s3: i2s@70301300 {
|
|
compatible = "nvidia,tegra124-i2s";
|
|
reg = <0x0 0x70301300 0x0 0x100>;
|
|
nvidia,ahub-cif-ids = <7 7>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S3>;
|
|
clock-names = "i2s";
|
|
resets = <&tegra_car 101>;
|
|
reset-names = "i2s";
|
|
status = "disabled";
|
|
};
|
|
|
|
tegra_i2s4: i2s@70301400 {
|
|
compatible = "nvidia,tegra124-i2s";
|
|
reg = <0x0 0x70301400 0x0 0x100>;
|
|
nvidia,ahub-cif-ids = <8 8>;
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S4>;
|
|
clock-names = "i2s";
|
|
resets = <&tegra_car 102>;
|
|
reset-names = "i2s";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
usb@7d000000 {
|
|
compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
|
|
reg = <0x0 0x7d000000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
phy_type = "utmi";
|
|
clocks = <&tegra_car TEGRA124_CLK_USBD>;
|
|
clock-names = "usb";
|
|
resets = <&tegra_car 22>;
|
|
reset-names = "usb";
|
|
nvidia,phy = <&phy1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
phy1: usb-phy@7d000000 {
|
|
compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
|
|
reg = <0x0 0x7d000000 0x0 0x4000>,
|
|
<0x0 0x7d000000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
phy_type = "utmi";
|
|
clocks = <&tegra_car TEGRA124_CLK_USBD>,
|
|
<&tegra_car TEGRA124_CLK_PLL_U>,
|
|
<&tegra_car TEGRA124_CLK_USBD>;
|
|
clock-names = "reg", "pll_u", "utmi-pads";
|
|
resets = <&tegra_car 22>, <&tegra_car 22>;
|
|
reset-names = "usb", "utmi-pads";
|
|
#phy-cells = <0>;
|
|
nvidia,hssync-start-delay = <0>;
|
|
nvidia,idle-wait-delay = <17>;
|
|
nvidia,elastic-limit = <16>;
|
|
nvidia,term-range-adj = <6>;
|
|
nvidia,xcvr-setup = <9>;
|
|
nvidia,xcvr-lsfslew = <0>;
|
|
nvidia,xcvr-lsrslew = <3>;
|
|
nvidia,hssquelch-level = <2>;
|
|
nvidia,hsdiscon-level = <5>;
|
|
nvidia,xcvr-hsslew = <12>;
|
|
nvidia,has-utmi-pad-registers;
|
|
nvidia,pmc = <&tegra_pmc 0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb@7d004000 {
|
|
compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
|
|
reg = <0x0 0x7d004000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
phy_type = "utmi";
|
|
clocks = <&tegra_car TEGRA124_CLK_USB2>;
|
|
clock-names = "usb";
|
|
resets = <&tegra_car 58>;
|
|
reset-names = "usb";
|
|
nvidia,phy = <&phy2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
phy2: usb-phy@7d004000 {
|
|
compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
|
|
reg = <0x0 0x7d004000 0x0 0x4000>,
|
|
<0x0 0x7d000000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
phy_type = "utmi";
|
|
clocks = <&tegra_car TEGRA124_CLK_USB2>,
|
|
<&tegra_car TEGRA124_CLK_PLL_U>,
|
|
<&tegra_car TEGRA124_CLK_USBD>;
|
|
clock-names = "reg", "pll_u", "utmi-pads";
|
|
resets = <&tegra_car 58>, <&tegra_car 22>;
|
|
reset-names = "usb", "utmi-pads";
|
|
#phy-cells = <0>;
|
|
nvidia,hssync-start-delay = <0>;
|
|
nvidia,idle-wait-delay = <17>;
|
|
nvidia,elastic-limit = <16>;
|
|
nvidia,term-range-adj = <6>;
|
|
nvidia,xcvr-setup = <9>;
|
|
nvidia,xcvr-lsfslew = <0>;
|
|
nvidia,xcvr-lsrslew = <3>;
|
|
nvidia,hssquelch-level = <2>;
|
|
nvidia,hsdiscon-level = <5>;
|
|
nvidia,xcvr-hsslew = <12>;
|
|
nvidia,pmc = <&tegra_pmc 1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb@7d008000 {
|
|
compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
|
|
reg = <0x0 0x7d008000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
|
|
phy_type = "utmi";
|
|
clocks = <&tegra_car TEGRA124_CLK_USB3>;
|
|
clock-names = "usb";
|
|
resets = <&tegra_car 59>;
|
|
reset-names = "usb";
|
|
nvidia,phy = <&phy3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
phy3: usb-phy@7d008000 {
|
|
compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
|
|
reg = <0x0 0x7d008000 0x0 0x4000>,
|
|
<0x0 0x7d000000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
|
|
phy_type = "utmi";
|
|
clocks = <&tegra_car TEGRA124_CLK_USB3>,
|
|
<&tegra_car TEGRA124_CLK_PLL_U>,
|
|
<&tegra_car TEGRA124_CLK_USBD>;
|
|
clock-names = "reg", "pll_u", "utmi-pads";
|
|
resets = <&tegra_car 59>, <&tegra_car 22>;
|
|
reset-names = "usb", "utmi-pads";
|
|
#phy-cells = <0>;
|
|
nvidia,hssync-start-delay = <0>;
|
|
nvidia,idle-wait-delay = <17>;
|
|
nvidia,elastic-limit = <16>;
|
|
nvidia,term-range-adj = <6>;
|
|
nvidia,xcvr-setup = <9>;
|
|
nvidia,xcvr-lsfslew = <0>;
|
|
nvidia,xcvr-lsrslew = <3>;
|
|
nvidia,hssquelch-level = <2>;
|
|
nvidia,hsdiscon-level = <5>;
|
|
nvidia,xcvr-hsslew = <12>;
|
|
nvidia,pmc = <&tegra_pmc 2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "nvidia,tegra132-denver";
|
|
reg = <0>;
|
|
};
|
|
|
|
cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "nvidia,tegra132-denver";
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
thermal-zones {
|
|
cpu-thermal {
|
|
polling-delay-passive = <1000>;
|
|
polling-delay = <0>;
|
|
|
|
thermal-sensors =
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_CPU>;
|
|
|
|
trips {
|
|
cpu_shutdown_trip {
|
|
temperature = <105000>;
|
|
hysteresis = <1000>;
|
|
type = "critical";
|
|
};
|
|
|
|
cpu_throttle_trip: throttle-trip {
|
|
temperature = <102000>;
|
|
hysteresis = <1000>;
|
|
type = "hot";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map0 {
|
|
trip = <&cpu_throttle_trip>;
|
|
cooling-device = <&throttle_heavy 1 1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
mem-thermal {
|
|
polling-delay-passive = <0>;
|
|
polling-delay = <0>;
|
|
|
|
thermal-sensors =
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_MEM>;
|
|
|
|
trips {
|
|
mem_shutdown_trip {
|
|
temperature = <101000>;
|
|
hysteresis = <1000>;
|
|
type = "critical";
|
|
};
|
|
mem_throttle_trip {
|
|
temperature = <99000>;
|
|
hysteresis = <1000>;
|
|
type = "hot";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
/*
|
|
* There are currently no cooling maps,
|
|
* because there are no cooling devices.
|
|
*/
|
|
};
|
|
};
|
|
|
|
gpu-thermal {
|
|
polling-delay-passive = <1000>;
|
|
polling-delay = <0>;
|
|
|
|
thermal-sensors =
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_GPU>;
|
|
|
|
trips {
|
|
gpu_shutdown_trip {
|
|
temperature = <101000>;
|
|
hysteresis = <1000>;
|
|
type = "critical";
|
|
};
|
|
|
|
gpu_throttle_trip: throttle-trip {
|
|
temperature = <99000>;
|
|
hysteresis = <1000>;
|
|
type = "hot";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map0 {
|
|
trip = <&gpu_throttle_trip>;
|
|
cooling-device = <&throttle_heavy 1 1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pllx-thermal {
|
|
polling-delay-passive = <0>;
|
|
polling-delay = <0>;
|
|
|
|
thermal-sensors =
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_PLLX>;
|
|
|
|
trips {
|
|
pllx_shutdown_trip {
|
|
temperature = <105000>;
|
|
hysteresis = <1000>;
|
|
type = "critical";
|
|
};
|
|
pllx_throttle_trip {
|
|
temperature = <99000>;
|
|
hysteresis = <1000>;
|
|
type = "hot";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
/*
|
|
* There are currently no cooling maps,
|
|
* because there are no cooling devices.
|
|
*/
|
|
};
|
|
};
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv7-timer";
|
|
interrupts = <GIC_PPI 13
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 14
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 11
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 10
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
|
interrupt-parent = <&gic>;
|
|
};
|
|
};
|