116 lines
3.0 KiB
C
116 lines
3.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved
|
|
*/
|
|
|
|
#ifndef _DPU_HW_WB_H
|
|
#define _DPU_HW_WB_H
|
|
|
|
#include "dpu_hw_catalog.h"
|
|
#include "dpu_hw_mdss.h"
|
|
#include "dpu_hw_top.h"
|
|
#include "dpu_hw_util.h"
|
|
#include "dpu_hw_pingpong.h"
|
|
|
|
struct dpu_hw_wb;
|
|
|
|
struct dpu_hw_wb_cfg {
|
|
struct dpu_hw_fmt_layout dest;
|
|
enum dpu_intf_mode intf_mode;
|
|
struct drm_rect roi;
|
|
struct drm_rect crop;
|
|
};
|
|
|
|
/**
|
|
* enum CDP preload ahead address size
|
|
*/
|
|
enum {
|
|
DPU_WB_CDP_PRELOAD_AHEAD_32,
|
|
DPU_WB_CDP_PRELOAD_AHEAD_64
|
|
};
|
|
|
|
/**
|
|
* struct dpu_hw_wb_qos_cfg : Writeback pipe QoS configuration
|
|
* @danger_lut: LUT for generate danger level based on fill level
|
|
* @safe_lut: LUT for generate safe level based on fill level
|
|
* @creq_lut: LUT for generate creq level based on fill level
|
|
* @danger_safe_en: enable danger safe generation
|
|
*/
|
|
struct dpu_hw_wb_qos_cfg {
|
|
u32 danger_lut;
|
|
u32 safe_lut;
|
|
u64 creq_lut;
|
|
bool danger_safe_en;
|
|
};
|
|
|
|
/**
|
|
*
|
|
* struct dpu_hw_wb_ops : Interface to the wb hw driver functions
|
|
* Assumption is these functions will be called after clocks are enabled
|
|
* @setup_outaddress: setup output address from the writeback job
|
|
* @setup_outformat: setup output format of writeback block from writeback job
|
|
* @setup_qos_lut: setup qos LUT for writeback block based on input
|
|
* @setup_cdp: setup chroma down prefetch block for writeback block
|
|
* @bind_pingpong_blk: enable/disable the connection with ping-pong block
|
|
*/
|
|
struct dpu_hw_wb_ops {
|
|
void (*setup_outaddress)(struct dpu_hw_wb *ctx,
|
|
struct dpu_hw_wb_cfg *wb);
|
|
|
|
void (*setup_outformat)(struct dpu_hw_wb *ctx,
|
|
struct dpu_hw_wb_cfg *wb);
|
|
|
|
void (*setup_roi)(struct dpu_hw_wb *ctx,
|
|
struct dpu_hw_wb_cfg *wb);
|
|
|
|
void (*setup_qos_lut)(struct dpu_hw_wb *ctx,
|
|
struct dpu_hw_wb_qos_cfg *cfg);
|
|
|
|
void (*setup_cdp)(struct dpu_hw_wb *ctx,
|
|
struct dpu_hw_cdp_cfg *cfg);
|
|
|
|
void (*bind_pingpong_blk)(struct dpu_hw_wb *ctx,
|
|
bool enable, const enum dpu_pingpong pp);
|
|
};
|
|
|
|
/**
|
|
* struct dpu_hw_wb : WB driver object
|
|
* @hw: block hardware details
|
|
* @mdp: pointer to associated mdp portion of the catalog
|
|
* @idx: hardware index number within type
|
|
* @wb_hw_caps: hardware capabilities
|
|
* @ops: function pointers
|
|
* @hw_mdp: MDP top level hardware block
|
|
*/
|
|
struct dpu_hw_wb {
|
|
struct dpu_hw_blk_reg_map hw;
|
|
const struct dpu_mdp_cfg *mdp;
|
|
|
|
/* wb path */
|
|
int idx;
|
|
const struct dpu_wb_cfg *caps;
|
|
|
|
/* ops */
|
|
struct dpu_hw_wb_ops ops;
|
|
|
|
struct dpu_hw_mdp *hw_mdp;
|
|
};
|
|
|
|
/**
|
|
* dpu_hw_wb_init(): Initializes and return writeback hw driver object.
|
|
* @idx: wb_path index for which driver object is required
|
|
* @addr: mapped register io address of MDP
|
|
* @m : pointer to mdss catalog data
|
|
*/
|
|
struct dpu_hw_wb *dpu_hw_wb_init(enum dpu_wb idx,
|
|
void __iomem *addr,
|
|
const struct dpu_mdss_cfg *m);
|
|
|
|
/**
|
|
* dpu_hw_wb_destroy(): Destroy writeback hw driver object.
|
|
* @hw_wb: Pointer to writeback hw driver object
|
|
*/
|
|
void dpu_hw_wb_destroy(struct dpu_hw_wb *hw_wb);
|
|
|
|
#endif /*_DPU_HW_WB_H */
|