338 lines
29 KiB
C
338 lines
29 KiB
C
/*
|
|
* Copyright (c) 2003 - 2004, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _cl_nv50_twod_h_
|
|
#define _cl_nv50_twod_h_
|
|
|
|
#define NV502D_SET_OBJECT 0x0000
|
|
#define NV502D_SET_OBJECT_POINTER 15:0
|
|
|
|
#define NV502D_WAIT_FOR_IDLE 0x0110
|
|
#define NV502D_WAIT_FOR_IDLE_V 31:0
|
|
|
|
#define NV502D_SET_DST_CONTEXT_DMA 0x0184
|
|
#define NV502D_SET_DST_CONTEXT_DMA_HANDLE 31:0
|
|
|
|
#define NV502D_SET_SRC_CONTEXT_DMA 0x0188
|
|
#define NV502D_SET_SRC_CONTEXT_DMA_HANDLE 31:0
|
|
|
|
#define NV502D_SET_SEMAPHORE_CONTEXT_DMA 0x018c
|
|
#define NV502D_SET_SEMAPHORE_CONTEXT_DMA_HANDLE 31:0
|
|
|
|
#define NV502D_SET_DST_FORMAT 0x0200
|
|
#define NV502D_SET_DST_FORMAT_V 7:0
|
|
#define NV502D_SET_DST_FORMAT_V_A8R8G8B8 0x000000CF
|
|
#define NV502D_SET_DST_FORMAT_V_A8RL8GL8BL8 0x000000D0
|
|
#define NV502D_SET_DST_FORMAT_V_A2R10G10B10 0x000000DF
|
|
#define NV502D_SET_DST_FORMAT_V_A8B8G8R8 0x000000D5
|
|
#define NV502D_SET_DST_FORMAT_V_A8BL8GL8RL8 0x000000D6
|
|
#define NV502D_SET_DST_FORMAT_V_A2B10G10R10 0x000000D1
|
|
#define NV502D_SET_DST_FORMAT_V_X8R8G8B8 0x000000E6
|
|
#define NV502D_SET_DST_FORMAT_V_X8RL8GL8BL8 0x000000E7
|
|
#define NV502D_SET_DST_FORMAT_V_X8B8G8R8 0x000000F9
|
|
#define NV502D_SET_DST_FORMAT_V_X8BL8GL8RL8 0x000000FA
|
|
#define NV502D_SET_DST_FORMAT_V_R5G6B5 0x000000E8
|
|
#define NV502D_SET_DST_FORMAT_V_A1R5G5B5 0x000000E9
|
|
#define NV502D_SET_DST_FORMAT_V_X1R5G5B5 0x000000F8
|
|
#define NV502D_SET_DST_FORMAT_V_Y8 0x000000F3
|
|
#define NV502D_SET_DST_FORMAT_V_Y16 0x000000EE
|
|
#define NV502D_SET_DST_FORMAT_V_Y32 0x000000FF
|
|
#define NV502D_SET_DST_FORMAT_V_Z1R5G5B5 0x000000FB
|
|
#define NV502D_SET_DST_FORMAT_V_O1R5G5B5 0x000000FC
|
|
#define NV502D_SET_DST_FORMAT_V_Z8R8G8B8 0x000000FD
|
|
#define NV502D_SET_DST_FORMAT_V_O8R8G8B8 0x000000FE
|
|
#define NV502D_SET_DST_FORMAT_V_Y1_8X8 0x0000001C
|
|
#define NV502D_SET_DST_FORMAT_V_RF16 0x000000F2
|
|
#define NV502D_SET_DST_FORMAT_V_RF32 0x000000E5
|
|
#define NV502D_SET_DST_FORMAT_V_RF32_GF32 0x000000CB
|
|
#define NV502D_SET_DST_FORMAT_V_RF16_GF16_BF16_AF16 0x000000CA
|
|
#define NV502D_SET_DST_FORMAT_V_RF16_GF16_BF16_X16 0x000000CE
|
|
#define NV502D_SET_DST_FORMAT_V_RF32_GF32_BF32_AF32 0x000000C0
|
|
#define NV502D_SET_DST_FORMAT_V_RF32_GF32_BF32_X32 0x000000C3
|
|
|
|
#define NV502D_SET_DST_MEMORY_LAYOUT 0x0204
|
|
#define NV502D_SET_DST_MEMORY_LAYOUT_V 0:0
|
|
#define NV502D_SET_DST_MEMORY_LAYOUT_V_BLOCKLINEAR 0x00000000
|
|
#define NV502D_SET_DST_MEMORY_LAYOUT_V_PITCH 0x00000001
|
|
|
|
#define NV502D_SET_DST_PITCH 0x0214
|
|
#define NV502D_SET_DST_PITCH_V 31:0
|
|
|
|
#define NV502D_SET_DST_WIDTH 0x0218
|
|
#define NV502D_SET_DST_WIDTH_V 31:0
|
|
|
|
#define NV502D_SET_DST_HEIGHT 0x021c
|
|
#define NV502D_SET_DST_HEIGHT_V 31:0
|
|
|
|
#define NV502D_SET_DST_OFFSET_UPPER 0x0220
|
|
#define NV502D_SET_DST_OFFSET_UPPER_V 7:0
|
|
|
|
#define NV502D_SET_DST_OFFSET_LOWER 0x0224
|
|
#define NV502D_SET_DST_OFFSET_LOWER_V 31:0
|
|
|
|
#define NV502D_SET_SRC_FORMAT 0x0230
|
|
#define NV502D_SET_SRC_FORMAT_V 7:0
|
|
#define NV502D_SET_SRC_FORMAT_V_A8R8G8B8 0x000000CF
|
|
#define NV502D_SET_SRC_FORMAT_V_A8RL8GL8BL8 0x000000D0
|
|
#define NV502D_SET_SRC_FORMAT_V_A2R10G10B10 0x000000DF
|
|
#define NV502D_SET_SRC_FORMAT_V_A8B8G8R8 0x000000D5
|
|
#define NV502D_SET_SRC_FORMAT_V_A8BL8GL8RL8 0x000000D6
|
|
#define NV502D_SET_SRC_FORMAT_V_A2B10G10R10 0x000000D1
|
|
#define NV502D_SET_SRC_FORMAT_V_X8R8G8B8 0x000000E6
|
|
#define NV502D_SET_SRC_FORMAT_V_X8RL8GL8BL8 0x000000E7
|
|
#define NV502D_SET_SRC_FORMAT_V_X8B8G8R8 0x000000F9
|
|
#define NV502D_SET_SRC_FORMAT_V_X8BL8GL8RL8 0x000000FA
|
|
#define NV502D_SET_SRC_FORMAT_V_R5G6B5 0x000000E8
|
|
#define NV502D_SET_SRC_FORMAT_V_A1R5G5B5 0x000000E9
|
|
#define NV502D_SET_SRC_FORMAT_V_X1R5G5B5 0x000000F8
|
|
#define NV502D_SET_SRC_FORMAT_V_Y8 0x000000F3
|
|
#define NV502D_SET_SRC_FORMAT_V_AY8 0x0000001D
|
|
#define NV502D_SET_SRC_FORMAT_V_Y16 0x000000EE
|
|
#define NV502D_SET_SRC_FORMAT_V_Y32 0x000000FF
|
|
#define NV502D_SET_SRC_FORMAT_V_Z1R5G5B5 0x000000FB
|
|
#define NV502D_SET_SRC_FORMAT_V_O1R5G5B5 0x000000FC
|
|
#define NV502D_SET_SRC_FORMAT_V_Z8R8G8B8 0x000000FD
|
|
#define NV502D_SET_SRC_FORMAT_V_O8R8G8B8 0x000000FE
|
|
#define NV502D_SET_SRC_FORMAT_V_Y1_8X8 0x0000001C
|
|
#define NV502D_SET_SRC_FORMAT_V_RF16 0x000000F2
|
|
#define NV502D_SET_SRC_FORMAT_V_RF32 0x000000E5
|
|
#define NV502D_SET_SRC_FORMAT_V_RF32_GF32 0x000000CB
|
|
#define NV502D_SET_SRC_FORMAT_V_RF16_GF16_BF16_AF16 0x000000CA
|
|
#define NV502D_SET_SRC_FORMAT_V_RF16_GF16_BF16_X16 0x000000CE
|
|
#define NV502D_SET_SRC_FORMAT_V_RF32_GF32_BF32_AF32 0x000000C0
|
|
#define NV502D_SET_SRC_FORMAT_V_RF32_GF32_BF32_X32 0x000000C3
|
|
|
|
#define NV502D_SET_SRC_MEMORY_LAYOUT 0x0234
|
|
#define NV502D_SET_SRC_MEMORY_LAYOUT_V 0:0
|
|
#define NV502D_SET_SRC_MEMORY_LAYOUT_V_BLOCKLINEAR 0x00000000
|
|
#define NV502D_SET_SRC_MEMORY_LAYOUT_V_PITCH 0x00000001
|
|
|
|
#define NV502D_SET_SRC_PITCH 0x0244
|
|
#define NV502D_SET_SRC_PITCH_V 31:0
|
|
|
|
#define NV502D_SET_SRC_WIDTH 0x0248
|
|
#define NV502D_SET_SRC_WIDTH_V 31:0
|
|
|
|
#define NV502D_SET_SRC_HEIGHT 0x024c
|
|
#define NV502D_SET_SRC_HEIGHT_V 31:0
|
|
|
|
#define NV502D_SET_SRC_OFFSET_UPPER 0x0250
|
|
#define NV502D_SET_SRC_OFFSET_UPPER_V 7:0
|
|
|
|
#define NV502D_SET_SRC_OFFSET_LOWER 0x0254
|
|
#define NV502D_SET_SRC_OFFSET_LOWER_V 31:0
|
|
|
|
#define NV502D_SET_CLIP_ENABLE 0x0290
|
|
#define NV502D_SET_CLIP_ENABLE_V 0:0
|
|
#define NV502D_SET_CLIP_ENABLE_V_FALSE 0x00000000
|
|
#define NV502D_SET_CLIP_ENABLE_V_TRUE 0x00000001
|
|
|
|
#define NV502D_SET_ROP 0x02a0
|
|
#define NV502D_SET_ROP_V 7:0
|
|
|
|
#define NV502D_SET_OPERATION 0x02ac
|
|
#define NV502D_SET_OPERATION_V 2:0
|
|
#define NV502D_SET_OPERATION_V_SRCCOPY_AND 0x00000000
|
|
#define NV502D_SET_OPERATION_V_ROP_AND 0x00000001
|
|
#define NV502D_SET_OPERATION_V_BLEND_AND 0x00000002
|
|
#define NV502D_SET_OPERATION_V_SRCCOPY 0x00000003
|
|
#define NV502D_SET_OPERATION_V_ROP 0x00000004
|
|
#define NV502D_SET_OPERATION_V_SRCCOPY_PREMULT 0x00000005
|
|
#define NV502D_SET_OPERATION_V_BLEND_PREMULT 0x00000006
|
|
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT 0x02e8
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V 2:0
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V_A8X8R5G6B5 0x00000000
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V_A1R5G5B5 0x00000001
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V_A8R8G8B8 0x00000002
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V_A8Y8 0x00000003
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V_A8X8Y16 0x00000004
|
|
#define NV502D_SET_MONOCHROME_PATTERN_COLOR_FORMAT_V_Y32 0x00000005
|
|
|
|
#define NV502D_SET_MONOCHROME_PATTERN_FORMAT 0x02ec
|
|
#define NV502D_SET_MONOCHROME_PATTERN_FORMAT_V 0:0
|
|
#define NV502D_SET_MONOCHROME_PATTERN_FORMAT_V_CGA6_M1 0x00000000
|
|
#define NV502D_SET_MONOCHROME_PATTERN_FORMAT_V_LE_M1 0x00000001
|
|
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE 0x0580
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE_V 2:0
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE_V_POINTS 0x00000000
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE_V_LINES 0x00000001
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE_V_POLYLINE 0x00000002
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE_V_TRIANGLES 0x00000003
|
|
#define NV502D_RENDER_SOLID_PRIM_MODE_V_RECTS 0x00000004
|
|
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT 0x0584
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V 7:0
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_A8R8G8B8 0x000000CF
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_A2R10G10B10 0x000000DF
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_A8B8G8R8 0x000000D5
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_A2B10G10R10 0x000000D1
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_X8R8G8B8 0x000000E6
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_X8B8G8R8 0x000000F9
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_R5G6B5 0x000000E8
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_A1R5G5B5 0x000000E9
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_X1R5G5B5 0x000000F8
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_Y8 0x000000F3
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_Y16 0x000000EE
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_Y32 0x000000FF
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_Z1R5G5B5 0x000000FB
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_O1R5G5B5 0x000000FC
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_Z8R8G8B8 0x000000FD
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_FORMAT_V_O8R8G8B8 0x000000FE
|
|
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR 0x0588
|
|
#define NV502D_SET_RENDER_SOLID_PRIM_COLOR_V 31:0
|
|
|
|
#define NV502D_RENDER_SOLID_PRIM_POINT_SET_X(j) (0x0600+(j)*8)
|
|
#define NV502D_RENDER_SOLID_PRIM_POINT_SET_X_V 31:0
|
|
|
|
#define NV502D_RENDER_SOLID_PRIM_POINT_Y(j) (0x0604+(j)*8)
|
|
#define NV502D_RENDER_SOLID_PRIM_POINT_Y_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DATA_TYPE 0x0800
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DATA_TYPE_V 0:0
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DATA_TYPE_V_COLOR 0x00000000
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DATA_TYPE_V_INDEX 0x00000001
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT 0x0804
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V 7:0
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_A8R8G8B8 0x000000CF
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_A2R10G10B10 0x000000DF
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_A8B8G8R8 0x000000D5
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_A2B10G10R10 0x000000D1
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_X8R8G8B8 0x000000E6
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_X8B8G8R8 0x000000F9
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_R5G6B5 0x000000E8
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_A1R5G5B5 0x000000E9
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_X1R5G5B5 0x000000F8
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_Y8 0x000000F3
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_Y16 0x000000EE
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_Y32 0x000000FF
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_Z1R5G5B5 0x000000FB
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_O1R5G5B5 0x000000FC
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_Z8R8G8B8 0x000000FD
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR_FORMAT_V_O8R8G8B8 0x000000FE
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_INDEX_FORMAT 0x0808
|
|
#define NV502D_SET_PIXELS_FROM_CPU_INDEX_FORMAT_V 1:0
|
|
#define NV502D_SET_PIXELS_FROM_CPU_INDEX_FORMAT_V_I1 0x00000000
|
|
#define NV502D_SET_PIXELS_FROM_CPU_INDEX_FORMAT_V_I4 0x00000001
|
|
#define NV502D_SET_PIXELS_FROM_CPU_INDEX_FORMAT_V_I8 0x00000002
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_FORMAT 0x080c
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_FORMAT_V 0:0
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_FORMAT_V_CGA6_M1 0x00000000
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_FORMAT_V_LE_M1 0x00000001
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_WRAP 0x0810
|
|
#define NV502D_SET_PIXELS_FROM_CPU_WRAP_V 1:0
|
|
#define NV502D_SET_PIXELS_FROM_CPU_WRAP_V_WRAP_PIXEL 0x00000000
|
|
#define NV502D_SET_PIXELS_FROM_CPU_WRAP_V_WRAP_BYTE 0x00000001
|
|
#define NV502D_SET_PIXELS_FROM_CPU_WRAP_V_WRAP_DWORD 0x00000002
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR0 0x0814
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR0_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR1 0x0818
|
|
#define NV502D_SET_PIXELS_FROM_CPU_COLOR1_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_OPACITY 0x081c
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_OPACITY_V 0:0
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_OPACITY_V_TRANSPARENT 0x00000000
|
|
#define NV502D_SET_PIXELS_FROM_CPU_MONO_OPACITY_V_OPAQUE 0x00000001
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_SRC_WIDTH 0x0838
|
|
#define NV502D_SET_PIXELS_FROM_CPU_SRC_WIDTH_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_SRC_HEIGHT 0x083c
|
|
#define NV502D_SET_PIXELS_FROM_CPU_SRC_HEIGHT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DX_DU_FRAC 0x0840
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DX_DU_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DX_DU_INT 0x0844
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DX_DU_INT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DY_DV_FRAC 0x0848
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DY_DV_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DY_DV_INT 0x084c
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DY_DV_INT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_X0_FRAC 0x0850
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_X0_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_X0_INT 0x0854
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_X0_INT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_Y0_FRAC 0x0858
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_Y0_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_Y0_INT 0x085c
|
|
#define NV502D_SET_PIXELS_FROM_CPU_DST_Y0_INT_V 31:0
|
|
|
|
#define NV502D_PIXELS_FROM_CPU_DATA 0x0860
|
|
#define NV502D_PIXELS_FROM_CPU_DATA_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SAFE_OVERLAP 0x0888
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SAFE_OVERLAP_V 0:0
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SAFE_OVERLAP_V_FALSE 0x00000000
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SAFE_OVERLAP_V_TRUE 0x00000001
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_X0 0x08b0
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_X0_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_Y0 0x08b4
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_Y0_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_WIDTH 0x08b8
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_WIDTH_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_HEIGHT 0x08bc
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DST_HEIGHT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DU_DX_FRAC 0x08c0
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DU_DX_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DU_DX_INT 0x08c4
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DU_DX_INT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DV_DY_FRAC 0x08c8
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DV_DY_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DV_DY_INT 0x08cc
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_DV_DY_INT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SRC_X0_FRAC 0x08d0
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SRC_X0_FRAC_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SRC_X0_INT 0x08d4
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SRC_X0_INT_V 31:0
|
|
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SRC_Y0_FRAC 0x08d8
|
|
#define NV502D_SET_PIXELS_FROM_MEMORY_SRC_Y0_FRAC_V 31:0
|
|
|
|
#define NV502D_PIXELS_FROM_MEMORY_SRC_Y0_INT 0x08dc
|
|
#define NV502D_PIXELS_FROM_MEMORY_SRC_Y0_INT_V 31:0
|
|
#endif /* _cl_nv50_twod_h_ */
|