132 lines
2.9 KiB
C
132 lines
2.9 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
#ifndef __NVKM_GRCTX_H__
|
|
#define __NVKM_GRCTX_H__
|
|
#include <core/gpuobj.h>
|
|
|
|
struct nvkm_grctx {
|
|
struct nvkm_device *device;
|
|
|
|
enum {
|
|
NVKM_GRCTX_PROG,
|
|
NVKM_GRCTX_VALS
|
|
} mode;
|
|
u32 *ucode;
|
|
struct nvkm_gpuobj *data;
|
|
|
|
u32 ctxprog_max;
|
|
u32 ctxprog_len;
|
|
u32 ctxprog_reg;
|
|
int ctxprog_label[32];
|
|
u32 ctxvals_pos;
|
|
u32 ctxvals_base;
|
|
};
|
|
|
|
static inline void
|
|
cp_out(struct nvkm_grctx *ctx, u32 inst)
|
|
{
|
|
u32 *ctxprog = ctx->ucode;
|
|
|
|
if (ctx->mode != NVKM_GRCTX_PROG)
|
|
return;
|
|
|
|
BUG_ON(ctx->ctxprog_len == ctx->ctxprog_max);
|
|
ctxprog[ctx->ctxprog_len++] = inst;
|
|
}
|
|
|
|
static inline void
|
|
cp_lsr(struct nvkm_grctx *ctx, u32 val)
|
|
{
|
|
cp_out(ctx, CP_LOAD_SR | val);
|
|
}
|
|
|
|
static inline void
|
|
cp_ctx(struct nvkm_grctx *ctx, u32 reg, u32 length)
|
|
{
|
|
ctx->ctxprog_reg = (reg - 0x00400000) >> 2;
|
|
|
|
ctx->ctxvals_base = ctx->ctxvals_pos;
|
|
ctx->ctxvals_pos = ctx->ctxvals_base + length;
|
|
|
|
if (length > (CP_CTX_COUNT >> CP_CTX_COUNT_SHIFT)) {
|
|
cp_lsr(ctx, length);
|
|
length = 0;
|
|
}
|
|
|
|
cp_out(ctx, CP_CTX | (length << CP_CTX_COUNT_SHIFT) | ctx->ctxprog_reg);
|
|
}
|
|
|
|
static inline void
|
|
cp_name(struct nvkm_grctx *ctx, int name)
|
|
{
|
|
u32 *ctxprog = ctx->ucode;
|
|
int i;
|
|
|
|
if (ctx->mode != NVKM_GRCTX_PROG)
|
|
return;
|
|
|
|
ctx->ctxprog_label[name] = ctx->ctxprog_len;
|
|
for (i = 0; i < ctx->ctxprog_len; i++) {
|
|
if ((ctxprog[i] & 0xfff00000) != 0xff400000)
|
|
continue;
|
|
if ((ctxprog[i] & CP_BRA_IP) != ((name) << CP_BRA_IP_SHIFT))
|
|
continue;
|
|
ctxprog[i] = (ctxprog[i] & 0x00ff00ff) |
|
|
(ctx->ctxprog_len << CP_BRA_IP_SHIFT);
|
|
}
|
|
}
|
|
|
|
static inline void
|
|
_cp_bra(struct nvkm_grctx *ctx, u32 mod, int flag, int state, int name)
|
|
{
|
|
int ip = 0;
|
|
|
|
if (mod != 2) {
|
|
ip = ctx->ctxprog_label[name] << CP_BRA_IP_SHIFT;
|
|
if (ip == 0)
|
|
ip = 0xff000000 | (name << CP_BRA_IP_SHIFT);
|
|
}
|
|
|
|
cp_out(ctx, CP_BRA | (mod << 18) | ip | flag |
|
|
(state ? 0 : CP_BRA_IF_CLEAR));
|
|
}
|
|
#define cp_bra(c, f, s, n) _cp_bra((c), 0, CP_FLAG_##f, CP_FLAG_##f##_##s, n)
|
|
#define cp_cal(c, f, s, n) _cp_bra((c), 1, CP_FLAG_##f, CP_FLAG_##f##_##s, n)
|
|
#define cp_ret(c, f, s) _cp_bra((c), 2, CP_FLAG_##f, CP_FLAG_##f##_##s, 0)
|
|
|
|
static inline void
|
|
_cp_wait(struct nvkm_grctx *ctx, int flag, int state)
|
|
{
|
|
cp_out(ctx, CP_WAIT | flag | (state ? CP_WAIT_SET : 0));
|
|
}
|
|
#define cp_wait(c, f, s) _cp_wait((c), CP_FLAG_##f, CP_FLAG_##f##_##s)
|
|
|
|
static inline void
|
|
_cp_set(struct nvkm_grctx *ctx, int flag, int state)
|
|
{
|
|
cp_out(ctx, CP_SET | flag | (state ? CP_SET_1 : 0));
|
|
}
|
|
#define cp_set(c, f, s) _cp_set((c), CP_FLAG_##f, CP_FLAG_##f##_##s)
|
|
|
|
static inline void
|
|
cp_pos(struct nvkm_grctx *ctx, int offset)
|
|
{
|
|
ctx->ctxvals_pos = offset;
|
|
ctx->ctxvals_base = ctx->ctxvals_pos;
|
|
|
|
cp_lsr(ctx, ctx->ctxvals_pos);
|
|
cp_out(ctx, CP_SET_CONTEXT_POINTER);
|
|
}
|
|
|
|
static inline void
|
|
gr_def(struct nvkm_grctx *ctx, u32 reg, u32 val)
|
|
{
|
|
if (ctx->mode != NVKM_GRCTX_VALS)
|
|
return;
|
|
|
|
reg = (reg - 0x00400000) / 4;
|
|
reg = (reg - ctx->ctxprog_reg) + ctx->ctxvals_base;
|
|
|
|
nvkm_wo32(ctx->data, reg * 4, val);
|
|
}
|
|
#endif
|