172 lines
4.4 KiB
C
172 lines
4.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2014 Felix Fietkau <nbd@openwrt.org>
|
|
* Copyright (C) 2015 Jakub Kicinski <kubakici@wp.pl>
|
|
*/
|
|
|
|
#ifndef __MT76_MAC_H
|
|
#define __MT76_MAC_H
|
|
|
|
struct mt76_tx_status {
|
|
u8 valid:1;
|
|
u8 success:1;
|
|
u8 aggr:1;
|
|
u8 ack_req:1;
|
|
u8 is_probe:1;
|
|
u8 wcid;
|
|
u8 pktid;
|
|
u8 retry;
|
|
u16 rate;
|
|
} __packed __aligned(2);
|
|
|
|
/* Note: values in original "RSSI" and "SNR" fields are not actually what they
|
|
* are called for MT7601U, names used by this driver are educated guesses
|
|
* (see vendor mac/ral_omac.c).
|
|
*/
|
|
struct mt7601u_rxwi {
|
|
__le32 rxinfo;
|
|
|
|
__le32 ctl;
|
|
|
|
__le16 frag_sn;
|
|
__le16 rate;
|
|
|
|
u8 unknown;
|
|
u8 zero[3];
|
|
|
|
u8 snr;
|
|
u8 ant;
|
|
u8 gain;
|
|
u8 freq_off;
|
|
|
|
__le32 resv2;
|
|
__le32 expert_ant;
|
|
} __packed __aligned(4);
|
|
|
|
#define MT_RXINFO_BA BIT(0)
|
|
#define MT_RXINFO_DATA BIT(1)
|
|
#define MT_RXINFO_NULL BIT(2)
|
|
#define MT_RXINFO_FRAG BIT(3)
|
|
#define MT_RXINFO_U2M BIT(4)
|
|
#define MT_RXINFO_MULTICAST BIT(5)
|
|
#define MT_RXINFO_BROADCAST BIT(6)
|
|
#define MT_RXINFO_MYBSS BIT(7)
|
|
#define MT_RXINFO_CRCERR BIT(8)
|
|
#define MT_RXINFO_ICVERR BIT(9)
|
|
#define MT_RXINFO_MICERR BIT(10)
|
|
#define MT_RXINFO_AMSDU BIT(11)
|
|
#define MT_RXINFO_HTC BIT(12)
|
|
#define MT_RXINFO_RSSI BIT(13)
|
|
#define MT_RXINFO_L2PAD BIT(14)
|
|
#define MT_RXINFO_AMPDU BIT(15)
|
|
#define MT_RXINFO_DECRYPT BIT(16)
|
|
#define MT_RXINFO_BSSIDX3 BIT(17)
|
|
#define MT_RXINFO_WAPI_KEY BIT(18)
|
|
#define MT_RXINFO_PN_LEN GENMASK(21, 19)
|
|
#define MT_RXINFO_SW_PKT_80211 BIT(22)
|
|
#define MT_RXINFO_TCP_SUM_BYPASS BIT(28)
|
|
#define MT_RXINFO_IP_SUM_BYPASS BIT(29)
|
|
#define MT_RXINFO_TCP_SUM_ERR BIT(30)
|
|
#define MT_RXINFO_IP_SUM_ERR BIT(31)
|
|
|
|
#define MT_RXWI_CTL_WCID GENMASK(7, 0)
|
|
#define MT_RXWI_CTL_KEY_IDX GENMASK(9, 8)
|
|
#define MT_RXWI_CTL_BSS_IDX GENMASK(12, 10)
|
|
#define MT_RXWI_CTL_UDF GENMASK(15, 13)
|
|
#define MT_RXWI_CTL_MPDU_LEN GENMASK(27, 16)
|
|
#define MT_RXWI_CTL_TID GENMASK(31, 28)
|
|
|
|
#define MT_RXWI_FRAG GENMASK(3, 0)
|
|
#define MT_RXWI_SN GENMASK(15, 4)
|
|
|
|
#define MT_RXWI_RATE_MCS GENMASK(6, 0)
|
|
#define MT_RXWI_RATE_BW BIT(7)
|
|
#define MT_RXWI_RATE_SGI BIT(8)
|
|
#define MT_RXWI_RATE_STBC GENMASK(10, 9)
|
|
#define MT_RXWI_RATE_ETXBF BIT(11)
|
|
#define MT_RXWI_RATE_SND BIT(12)
|
|
#define MT_RXWI_RATE_ITXBF BIT(13)
|
|
#define MT_RXWI_RATE_PHY GENMASK(15, 14)
|
|
|
|
#define MT_RXWI_GAIN_RSSI_VAL GENMASK(5, 0)
|
|
#define MT_RXWI_GAIN_RSSI_LNA_ID GENMASK(7, 6)
|
|
#define MT_RXWI_ANT_AUX_LNA BIT(7)
|
|
|
|
#define MT_RXWI_EANT_ENC_ANT_ID GENMASK(7, 0)
|
|
|
|
enum mt76_phy_type {
|
|
MT_PHY_TYPE_CCK,
|
|
MT_PHY_TYPE_OFDM,
|
|
MT_PHY_TYPE_HT,
|
|
MT_PHY_TYPE_HT_GF,
|
|
};
|
|
|
|
enum mt76_phy_bandwidth {
|
|
MT_PHY_BW_20,
|
|
MT_PHY_BW_40,
|
|
};
|
|
|
|
struct mt76_txwi {
|
|
__le16 flags;
|
|
__le16 rate_ctl;
|
|
|
|
u8 ack_ctl;
|
|
u8 wcid;
|
|
__le16 len_ctl;
|
|
|
|
__le32 iv;
|
|
|
|
__le32 eiv;
|
|
|
|
u8 aid;
|
|
u8 txstream;
|
|
__le16 ctl;
|
|
} __packed __aligned(4);
|
|
|
|
#define MT_TXWI_FLAGS_FRAG BIT(0)
|
|
#define MT_TXWI_FLAGS_MMPS BIT(1)
|
|
#define MT_TXWI_FLAGS_CFACK BIT(2)
|
|
#define MT_TXWI_FLAGS_TS BIT(3)
|
|
#define MT_TXWI_FLAGS_AMPDU BIT(4)
|
|
#define MT_TXWI_FLAGS_MPDU_DENSITY GENMASK(7, 5)
|
|
#define MT_TXWI_FLAGS_TXOP GENMASK(9, 8)
|
|
#define MT_TXWI_FLAGS_CWMIN GENMASK(12, 10)
|
|
#define MT_TXWI_FLAGS_NO_RATE_FALLBACK BIT(13)
|
|
#define MT_TXWI_FLAGS_TX_RPT BIT(14)
|
|
#define MT_TXWI_FLAGS_TX_RATE_LUT BIT(15)
|
|
|
|
#define MT_TXWI_RATE_MCS GENMASK(6, 0)
|
|
#define MT_TXWI_RATE_BW BIT(7)
|
|
#define MT_TXWI_RATE_SGI BIT(8)
|
|
#define MT_TXWI_RATE_STBC GENMASK(10, 9)
|
|
#define MT_TXWI_RATE_PHY_MODE GENMASK(15, 14)
|
|
|
|
#define MT_TXWI_ACK_CTL_REQ BIT(0)
|
|
#define MT_TXWI_ACK_CTL_NSEQ BIT(1)
|
|
#define MT_TXWI_ACK_CTL_BA_WINDOW GENMASK(7, 2)
|
|
|
|
#define MT_TXWI_LEN_BYTE_CNT GENMASK(11, 0)
|
|
#define MT_TXWI_LEN_PKTID GENMASK(15, 12)
|
|
|
|
#define MT_TXWI_CTL_TX_POWER_ADJ GENMASK(3, 0)
|
|
#define MT_TXWI_CTL_CHAN_CHECK_PKT BIT(4)
|
|
#define MT_TXWI_CTL_PIFS_REV BIT(6)
|
|
|
|
u32 mt76_mac_process_rx(struct mt7601u_dev *dev, struct sk_buff *skb,
|
|
u8 *data, void *rxi);
|
|
int mt76_mac_wcid_set_key(struct mt7601u_dev *dev, u8 idx,
|
|
struct ieee80211_key_conf *key);
|
|
void mt76_mac_wcid_set_rate(struct mt7601u_dev *dev, struct mt76_wcid *wcid,
|
|
const struct ieee80211_tx_rate *rate);
|
|
|
|
int mt76_mac_shared_key_setup(struct mt7601u_dev *dev, u8 vif_idx, u8 key_idx,
|
|
struct ieee80211_key_conf *key);
|
|
u16 mt76_mac_tx_rate_val(struct mt7601u_dev *dev,
|
|
const struct ieee80211_tx_rate *rate, u8 *nss_val);
|
|
struct mt76_tx_status
|
|
mt7601u_mac_fetch_tx_status(struct mt7601u_dev *dev);
|
|
void mt76_send_tx_status(struct mt7601u_dev *dev, struct mt76_tx_status *stat);
|
|
void mt7601u_set_macaddr(struct mt7601u_dev *dev, const u8 *addr);
|
|
|
|
#endif
|