53 lines
1022 B
YAML
53 lines
1022 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/microchip,sparx5-dpll.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Microchip Sparx5 DPLL Clock
|
|
|
|
maintainers:
|
|
- Lars Povlsen <lars.povlsen@microchip.com>
|
|
|
|
description: |
|
|
The Sparx5 DPLL clock controller generates and supplies clock to
|
|
various peripherals within the SoC.
|
|
|
|
properties:
|
|
compatible:
|
|
const: microchip,sparx5-dpll
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
# Clock provider for eMMC:
|
|
- |
|
|
lcpll_clk: lcpll-clk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <2500000000>;
|
|
};
|
|
clks: clock-controller@61110000c {
|
|
compatible = "microchip,sparx5-dpll";
|
|
#clock-cells = <1>;
|
|
clocks = <&lcpll_clk>;
|
|
reg = <0x1110000c 0x24>;
|
|
};
|
|
|
|
...
|