156 lines
4.0 KiB
YAML
156 lines
4.0 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm SC8280XP SoC LPASS LPI TLMM
|
|
|
|
maintainers:
|
|
- Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
|
|
|
|
description:
|
|
Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
|
|
(LPASS) Low Power Island (LPI) of Qualcomm SC8280XP SoC.
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,sc8280xp-lpass-lpi-pinctrl
|
|
|
|
reg:
|
|
items:
|
|
- description: LPASS LPI TLMM Control and Status registers
|
|
- description: LPASS LPI pins SLEW registers
|
|
|
|
clocks:
|
|
items:
|
|
- description: LPASS Core voting clock
|
|
- description: LPASS Audio voting clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: core
|
|
- const: audio
|
|
|
|
gpio-controller: true
|
|
|
|
"#gpio-cells":
|
|
description: Specifying the pin number and flags, as defined in
|
|
include/dt-bindings/gpio/gpio.h
|
|
const: 2
|
|
|
|
gpio-ranges:
|
|
maxItems: 1
|
|
|
|
patternProperties:
|
|
"-state$":
|
|
oneOf:
|
|
- $ref: "#/$defs/qcom-sc8280xp-lpass-state"
|
|
- patternProperties:
|
|
"-pins$":
|
|
$ref: "#/$defs/qcom-sc8280xp-lpass-state"
|
|
additionalProperties: false
|
|
|
|
$defs:
|
|
qcom-sc8280xp-lpass-state:
|
|
type: object
|
|
description:
|
|
Pinctrl node's client devices use subnodes for desired pin configuration.
|
|
Client device subnodes use below standard properties.
|
|
$ref: /schemas/pinctrl/pincfg-node.yaml
|
|
|
|
properties:
|
|
pins:
|
|
description:
|
|
List of gpio pins affected by the properties specified in this
|
|
subnode.
|
|
items:
|
|
pattern: "^gpio([0-9]|1[0-8])$"
|
|
|
|
function:
|
|
enum: [ swr_tx_clk, swr_tx_data, swr_rx_clk, swr_rx_data,
|
|
dmic1_clk, dmic1_data, dmic2_clk, dmic2_data, dmic4_clk,
|
|
dmic4_data, i2s2_clk, i2s2_ws, dmic3_clk, dmic3_data,
|
|
qua_mi2s_sclk, qua_mi2s_ws, qua_mi2s_data, i2s1_clk, i2s1_ws,
|
|
i2s1_data, wsa_swr_clk, wsa_swr_data, wsa2_swr_clk,
|
|
wsa2_swr_data, i2s2_data, i2s3_clk, i2s3_ws, i2s3_data,
|
|
ext_mclk1_c, ext_mclk1_b, ext_mclk1_a ]
|
|
description:
|
|
Specify the alternative function to be configured for the specified
|
|
pins.
|
|
|
|
drive-strength:
|
|
enum: [2, 4, 6, 8, 10, 12, 14, 16]
|
|
default: 2
|
|
description:
|
|
Selects the drive strength for the specified pins, in mA.
|
|
|
|
slew-rate:
|
|
enum: [0, 1, 2, 3]
|
|
default: 0
|
|
description: |
|
|
0: No adjustments
|
|
1: Higher Slew rate (faster edges)
|
|
2: Lower Slew rate (slower edges)
|
|
3: Reserved (No adjustments)
|
|
|
|
bias-bus-hold: true
|
|
bias-pull-down: true
|
|
bias-pull-up: true
|
|
bias-disable: true
|
|
input-enable: true
|
|
output-high: true
|
|
output-low: true
|
|
|
|
required:
|
|
- pins
|
|
- function
|
|
|
|
additionalProperties: false
|
|
|
|
allOf:
|
|
- $ref: pinctrl.yaml#
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- gpio-controller
|
|
- "#gpio-cells"
|
|
- gpio-ranges
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/sound/qcom,q6afe.h>
|
|
pinctrl@33c0000 {
|
|
compatible = "qcom,sc8280xp-lpass-lpi-pinctrl";
|
|
reg = <0x33c0000 0x20000>,
|
|
<0x3550000 0x10000>;
|
|
clocks = <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>,
|
|
<&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>;
|
|
clock-names = "core", "audio";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&lpi_tlmm 0 0 19>;
|
|
|
|
dmic01-state {
|
|
dmic01-clk-pins {
|
|
pins = "gpio16";
|
|
function = "dmic1_clk";
|
|
};
|
|
|
|
dmic01-clk-sleep-pins {
|
|
pins = "gpio16";
|
|
function = "dmic1_clk";
|
|
};
|
|
};
|
|
|
|
tx-swr-data-sleep-state {
|
|
pins = "gpio0", "gpio1";
|
|
function = "swr_tx_data";
|
|
};
|
|
};
|