62 lines
1.5 KiB
YAML
62 lines
1.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-sdctrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Socionext UniPhier SD interface logic
|
|
|
|
maintainers:
|
|
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
|
|
|
|
description: |+
|
|
SD interface logic implemented on Socionext UniPhier SoCs is
|
|
attached outside SDHC, and has some SD related functions such as
|
|
clock control, reset control, mode switch, and so on.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- socionext,uniphier-pro5-sdctrl
|
|
- socionext,uniphier-pxs2-sdctrl
|
|
- socionext,uniphier-ld11-sdctrl
|
|
- socionext,uniphier-ld20-sdctrl
|
|
- socionext,uniphier-pxs3-sdctrl
|
|
- socionext,uniphier-nx1-sdctrl
|
|
- const: simple-mfd
|
|
- const: syscon
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clock-controller:
|
|
$ref: /schemas/clock/socionext,uniphier-clock.yaml#
|
|
|
|
reset-controller:
|
|
$ref: /schemas/reset/socionext,uniphier-reset.yaml#
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
syscon@59810000 {
|
|
compatible = "socionext,uniphier-ld20-sdctrl",
|
|
"simple-mfd", "syscon";
|
|
reg = <0x59810000 0x400>;
|
|
|
|
clock-controller {
|
|
compatible = "socionext,uniphier-ld20-sd-clock";
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
reset-controller {
|
|
compatible = "socionext,uniphier-ld20-sd-reset";
|
|
#reset-cells = <1>;
|
|
};
|
|
};
|