509 lines
12 KiB
Plaintext
509 lines
12 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/* Copyright (c) 2020-2021 Microchip Technology Inc */
|
|
|
|
/dts-v1/;
|
|
#include "dt-bindings/clock/microchip,mpfs-clock.h"
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Microchip PolarFire SoC";
|
|
compatible = "microchip,mpfs";
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu0: cpu@0 {
|
|
compatible = "sifive,e51", "sifive,rocket0", "riscv";
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <128>;
|
|
i-cache-size = <16384>;
|
|
reg = <0>;
|
|
riscv,isa = "rv64imac";
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
status = "disabled";
|
|
|
|
cpu0_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <1>;
|
|
riscv,isa = "rv64imafdc";
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
tlb-split;
|
|
next-level-cache = <&cctrllr>;
|
|
status = "okay";
|
|
|
|
cpu1_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
|
|
cpu2: cpu@2 {
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <2>;
|
|
riscv,isa = "rv64imafdc";
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
tlb-split;
|
|
next-level-cache = <&cctrllr>;
|
|
status = "okay";
|
|
|
|
cpu2_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
|
|
cpu3: cpu@3 {
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <3>;
|
|
riscv,isa = "rv64imafdc";
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
tlb-split;
|
|
next-level-cache = <&cctrllr>;
|
|
status = "okay";
|
|
|
|
cpu3_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
|
|
cpu4: cpu@4 {
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <4>;
|
|
riscv,isa = "rv64imafdc";
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
tlb-split;
|
|
next-level-cache = <&cctrllr>;
|
|
status = "okay";
|
|
cpu4_intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <&cpu0>;
|
|
};
|
|
|
|
core1 {
|
|
cpu = <&cpu1>;
|
|
};
|
|
|
|
core2 {
|
|
cpu = <&cpu2>;
|
|
};
|
|
|
|
core3 {
|
|
cpu = <&cpu3>;
|
|
};
|
|
|
|
core4 {
|
|
cpu = <&cpu4>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
refclk: mssrefclk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
};
|
|
|
|
syscontroller: syscontroller {
|
|
compatible = "microchip,mpfs-sys-controller";
|
|
mboxes = <&mbox 0>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
cctrllr: cache-controller@2010000 {
|
|
compatible = "microchip,mpfs-ccache", "sifive,fu540-c000-ccache", "cache";
|
|
reg = <0x0 0x2010000 0x0 0x1000>;
|
|
cache-block-size = <64>;
|
|
cache-level = <2>;
|
|
cache-sets = <1024>;
|
|
cache-size = <2097152>;
|
|
cache-unified;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <1>, <3>, <4>, <2>;
|
|
};
|
|
|
|
clint: clint@2000000 {
|
|
compatible = "sifive,fu540-c000-clint", "sifive,clint0";
|
|
reg = <0x0 0x2000000 0x0 0xC000>;
|
|
interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>,
|
|
<&cpu1_intc 3>, <&cpu1_intc 7>,
|
|
<&cpu2_intc 3>, <&cpu2_intc 7>,
|
|
<&cpu3_intc 3>, <&cpu3_intc 7>,
|
|
<&cpu4_intc 3>, <&cpu4_intc 7>;
|
|
};
|
|
|
|
plic: interrupt-controller@c000000 {
|
|
compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
|
|
reg = <0x0 0xc000000 0x0 0x4000000>;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
interrupts-extended = <&cpu0_intc 11>,
|
|
<&cpu1_intc 11>, <&cpu1_intc 9>,
|
|
<&cpu2_intc 11>, <&cpu2_intc 9>,
|
|
<&cpu3_intc 11>, <&cpu3_intc 9>,
|
|
<&cpu4_intc 11>, <&cpu4_intc 9>;
|
|
riscv,ndev = <186>;
|
|
};
|
|
|
|
pdma: dma-controller@3000000 {
|
|
compatible = "sifive,fu540-c000-pdma", "sifive,pdma0";
|
|
reg = <0x0 0x3000000 0x0 0x8000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <5 6>, <7 8>, <9 10>, <11 12>;
|
|
dma-channels = <4>;
|
|
#dma-cells = <1>;
|
|
};
|
|
|
|
clkcfg: clkcfg@20002000 {
|
|
compatible = "microchip,mpfs-clkcfg";
|
|
reg = <0x0 0x20002000 0x0 0x1000>, <0x0 0x3E001000 0x0 0x1000>;
|
|
clocks = <&refclk>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
ccc_se: clock-controller@38010000 {
|
|
compatible = "microchip,mpfs-ccc";
|
|
reg = <0x0 0x38010000 0x0 0x1000>, <0x0 0x38020000 0x0 0x1000>,
|
|
<0x0 0x39010000 0x0 0x1000>, <0x0 0x39020000 0x0 0x1000>;
|
|
#clock-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ccc_ne: clock-controller@38040000 {
|
|
compatible = "microchip,mpfs-ccc";
|
|
reg = <0x0 0x38040000 0x0 0x1000>, <0x0 0x38080000 0x0 0x1000>,
|
|
<0x0 0x39040000 0x0 0x1000>, <0x0 0x39080000 0x0 0x1000>;
|
|
#clock-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ccc_nw: clock-controller@38100000 {
|
|
compatible = "microchip,mpfs-ccc";
|
|
reg = <0x0 0x38100000 0x0 0x1000>, <0x0 0x38200000 0x0 0x1000>,
|
|
<0x0 0x39100000 0x0 0x1000>, <0x0 0x39200000 0x0 0x1000>;
|
|
#clock-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ccc_sw: clock-controller@38400000 {
|
|
compatible = "microchip,mpfs-ccc";
|
|
reg = <0x0 0x38400000 0x0 0x1000>, <0x0 0x38800000 0x0 0x1000>,
|
|
<0x0 0x39400000 0x0 0x1000>, <0x0 0x39800000 0x0 0x1000>;
|
|
#clock-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mmuart0: serial@20000000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20000000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <90>;
|
|
current-speed = <115200>;
|
|
clocks = <&clkcfg CLK_MMUART0>;
|
|
status = "disabled"; /* Reserved for the HSS */
|
|
};
|
|
|
|
mmuart1: serial@20100000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20100000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <91>;
|
|
current-speed = <115200>;
|
|
clocks = <&clkcfg CLK_MMUART1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mmuart2: serial@20102000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20102000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <92>;
|
|
current-speed = <115200>;
|
|
clocks = <&clkcfg CLK_MMUART2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mmuart3: serial@20104000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20104000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <93>;
|
|
current-speed = <115200>;
|
|
clocks = <&clkcfg CLK_MMUART3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mmuart4: serial@20106000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20106000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <94>;
|
|
clocks = <&clkcfg CLK_MMUART4>;
|
|
current-speed = <115200>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* Common node entry for emmc/sd */
|
|
mmc: mmc@20008000 {
|
|
compatible = "microchip,mpfs-sd4hc", "cdns,sd4hc";
|
|
reg = <0x0 0x20008000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <88>;
|
|
clocks = <&clkcfg CLK_MMC>;
|
|
max-frequency = <200000000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi0: spi@20108000 {
|
|
compatible = "microchip,mpfs-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x20108000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <54>;
|
|
clocks = <&clkcfg CLK_SPI0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi1: spi@20109000 {
|
|
compatible = "microchip,mpfs-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x20109000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <55>;
|
|
clocks = <&clkcfg CLK_SPI1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
qspi: spi@21000000 {
|
|
compatible = "microchip,mpfs-qspi", "microchip,coreqspi-rtl-v2";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x0 0x21000000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <85>;
|
|
clocks = <&clkcfg CLK_QSPI>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c0: i2c@2010a000 {
|
|
compatible = "microchip,mpfs-i2c", "microchip,corei2c-rtl-v7";
|
|
reg = <0x0 0x2010a000 0x0 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <58>;
|
|
clocks = <&clkcfg CLK_I2C0>;
|
|
clock-frequency = <100000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c1: i2c@2010b000 {
|
|
compatible = "microchip,mpfs-i2c", "microchip,corei2c-rtl-v7";
|
|
reg = <0x0 0x2010b000 0x0 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <61>;
|
|
clocks = <&clkcfg CLK_I2C1>;
|
|
clock-frequency = <100000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
can0: can@2010c000 {
|
|
compatible = "microchip,mpfs-can";
|
|
reg = <0x0 0x2010c000 0x0 0x1000>;
|
|
clocks = <&clkcfg CLK_CAN0>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <56>;
|
|
status = "disabled";
|
|
};
|
|
|
|
can1: can@2010d000 {
|
|
compatible = "microchip,mpfs-can";
|
|
reg = <0x0 0x2010d000 0x0 0x1000>;
|
|
clocks = <&clkcfg CLK_CAN1>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <57>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mac0: ethernet@20110000 {
|
|
compatible = "cdns,macb";
|
|
reg = <0x0 0x20110000 0x0 0x2000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <64>, <65>, <66>, <67>, <68>, <69>;
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>;
|
|
clock-names = "pclk", "hclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
mac1: ethernet@20112000 {
|
|
compatible = "cdns,macb";
|
|
reg = <0x0 0x20112000 0x0 0x2000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <70>, <71>, <72>, <73>, <74>, <75>;
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>;
|
|
clock-names = "pclk", "hclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio0: gpio@20120000 {
|
|
compatible = "microchip,mpfs-gpio";
|
|
reg = <0x0 0x20120000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
clocks = <&clkcfg CLK_GPIO0>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio1: gpio@20121000 {
|
|
compatible = "microchip,mpfs-gpio";
|
|
reg = <0x0 0x20121000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
clocks = <&clkcfg CLK_GPIO1>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio2: gpio@20122000 {
|
|
compatible = "microchip,mpfs-gpio";
|
|
reg = <0x0 0x20122000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
clocks = <&clkcfg CLK_GPIO2>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
rtc: rtc@20124000 {
|
|
compatible = "microchip,mpfs-rtc";
|
|
reg = <0x0 0x20124000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <80>, <81>;
|
|
clocks = <&clkcfg CLK_RTC>, <&clkcfg CLK_RTCREF>;
|
|
clock-names = "rtc", "rtcref";
|
|
status = "disabled";
|
|
};
|
|
|
|
usb: usb@20201000 {
|
|
compatible = "microchip,mpfs-musb";
|
|
reg = <0x0 0x20201000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <86>, <87>;
|
|
clocks = <&clkcfg CLK_USB>;
|
|
interrupt-names = "dma","mc";
|
|
status = "disabled";
|
|
};
|
|
|
|
mbox: mailbox@37020000 {
|
|
compatible = "microchip,mpfs-mailbox";
|
|
reg = <0x0 0x37020000 0x0 0x1000>, <0x0 0x2000318C 0x0 0x40>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <96>;
|
|
#mbox-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|