321 lines
12 KiB
C
321 lines
12 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
|
|
* Copyright (c) 2023, Linaro Limited
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SA8775P_H
|
|
#define _DT_BINDINGS_CLK_QCOM_GCC_SA8775P_H
|
|
|
|
/* GCC clocks */
|
|
#define GCC_GPLL0 0
|
|
#define GCC_GPLL0_OUT_EVEN 1
|
|
#define GCC_GPLL1 2
|
|
#define GCC_GPLL4 3
|
|
#define GCC_GPLL5 4
|
|
#define GCC_GPLL7 5
|
|
#define GCC_GPLL9 6
|
|
#define GCC_AGGRE_NOC_QUPV3_AXI_CLK 7
|
|
#define GCC_AGGRE_UFS_CARD_AXI_CLK 8
|
|
#define GCC_AGGRE_UFS_PHY_AXI_CLK 9
|
|
#define GCC_AGGRE_USB2_PRIM_AXI_CLK 10
|
|
#define GCC_AGGRE_USB3_PRIM_AXI_CLK 11
|
|
#define GCC_AGGRE_USB3_SEC_AXI_CLK 12
|
|
#define GCC_AHB2PHY0_CLK 13
|
|
#define GCC_AHB2PHY2_CLK 14
|
|
#define GCC_AHB2PHY3_CLK 15
|
|
#define GCC_BOOT_ROM_AHB_CLK 16
|
|
#define GCC_CAMERA_AHB_CLK 17
|
|
#define GCC_CAMERA_HF_AXI_CLK 18
|
|
#define GCC_CAMERA_SF_AXI_CLK 19
|
|
#define GCC_CAMERA_THROTTLE_XO_CLK 20
|
|
#define GCC_CAMERA_XO_CLK 21
|
|
#define GCC_CFG_NOC_USB2_PRIM_AXI_CLK 22
|
|
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 23
|
|
#define GCC_CFG_NOC_USB3_SEC_AXI_CLK 24
|
|
#define GCC_DDRSS_GPU_AXI_CLK 25
|
|
#define GCC_DISP1_AHB_CLK 26
|
|
#define GCC_DISP1_HF_AXI_CLK 27
|
|
#define GCC_DISP1_XO_CLK 28
|
|
#define GCC_DISP_AHB_CLK 29
|
|
#define GCC_DISP_HF_AXI_CLK 30
|
|
#define GCC_DISP_XO_CLK 31
|
|
#define GCC_EDP_REF_CLKREF_EN 32
|
|
#define GCC_EMAC0_AXI_CLK 33
|
|
#define GCC_EMAC0_PHY_AUX_CLK 34
|
|
#define GCC_EMAC0_PHY_AUX_CLK_SRC 35
|
|
#define GCC_EMAC0_PTP_CLK 36
|
|
#define GCC_EMAC0_PTP_CLK_SRC 37
|
|
#define GCC_EMAC0_RGMII_CLK 38
|
|
#define GCC_EMAC0_RGMII_CLK_SRC 39
|
|
#define GCC_EMAC0_SLV_AHB_CLK 40
|
|
#define GCC_EMAC1_AXI_CLK 41
|
|
#define GCC_EMAC1_PHY_AUX_CLK 42
|
|
#define GCC_EMAC1_PHY_AUX_CLK_SRC 43
|
|
#define GCC_EMAC1_PTP_CLK 44
|
|
#define GCC_EMAC1_PTP_CLK_SRC 45
|
|
#define GCC_EMAC1_RGMII_CLK 46
|
|
#define GCC_EMAC1_RGMII_CLK_SRC 47
|
|
#define GCC_EMAC1_SLV_AHB_CLK 48
|
|
#define GCC_GP1_CLK 49
|
|
#define GCC_GP1_CLK_SRC 50
|
|
#define GCC_GP2_CLK 51
|
|
#define GCC_GP2_CLK_SRC 52
|
|
#define GCC_GP3_CLK 53
|
|
#define GCC_GP3_CLK_SRC 54
|
|
#define GCC_GP4_CLK 55
|
|
#define GCC_GP4_CLK_SRC 56
|
|
#define GCC_GP5_CLK 57
|
|
#define GCC_GP5_CLK_SRC 58
|
|
#define GCC_GPU_CFG_AHB_CLK 59
|
|
#define GCC_GPU_GPLL0_CLK_SRC 60
|
|
#define GCC_GPU_GPLL0_DIV_CLK_SRC 61
|
|
#define GCC_GPU_MEMNOC_GFX_CLK 62
|
|
#define GCC_GPU_SNOC_DVM_GFX_CLK 63
|
|
#define GCC_GPU_TCU_THROTTLE_AHB_CLK 64
|
|
#define GCC_GPU_TCU_THROTTLE_CLK 65
|
|
#define GCC_PCIE_0_AUX_CLK 66
|
|
#define GCC_PCIE_0_AUX_CLK_SRC 67
|
|
#define GCC_PCIE_0_CFG_AHB_CLK 68
|
|
#define GCC_PCIE_0_MSTR_AXI_CLK 69
|
|
#define GCC_PCIE_0_PHY_AUX_CLK 70
|
|
#define GCC_PCIE_0_PHY_AUX_CLK_SRC 71
|
|
#define GCC_PCIE_0_PHY_RCHNG_CLK 72
|
|
#define GCC_PCIE_0_PHY_RCHNG_CLK_SRC 73
|
|
#define GCC_PCIE_0_PIPE_CLK 74
|
|
#define GCC_PCIE_0_PIPE_CLK_SRC 75
|
|
#define GCC_PCIE_0_PIPE_DIV_CLK_SRC 76
|
|
#define GCC_PCIE_0_PIPEDIV2_CLK 77
|
|
#define GCC_PCIE_0_SLV_AXI_CLK 78
|
|
#define GCC_PCIE_0_SLV_Q2A_AXI_CLK 79
|
|
#define GCC_PCIE_1_AUX_CLK 80
|
|
#define GCC_PCIE_1_AUX_CLK_SRC 81
|
|
#define GCC_PCIE_1_CFG_AHB_CLK 82
|
|
#define GCC_PCIE_1_MSTR_AXI_CLK 83
|
|
#define GCC_PCIE_1_PHY_AUX_CLK 84
|
|
#define GCC_PCIE_1_PHY_AUX_CLK_SRC 85
|
|
#define GCC_PCIE_1_PHY_RCHNG_CLK 86
|
|
#define GCC_PCIE_1_PHY_RCHNG_CLK_SRC 87
|
|
#define GCC_PCIE_1_PIPE_CLK 88
|
|
#define GCC_PCIE_1_PIPE_CLK_SRC 89
|
|
#define GCC_PCIE_1_PIPE_DIV_CLK_SRC 90
|
|
#define GCC_PCIE_1_PIPEDIV2_CLK 91
|
|
#define GCC_PCIE_1_SLV_AXI_CLK 92
|
|
#define GCC_PCIE_1_SLV_Q2A_AXI_CLK 93
|
|
#define GCC_PCIE_CLKREF_EN 94
|
|
#define GCC_PCIE_THROTTLE_CFG_CLK 95
|
|
#define GCC_PDM2_CLK 96
|
|
#define GCC_PDM2_CLK_SRC 97
|
|
#define GCC_PDM_AHB_CLK 98
|
|
#define GCC_PDM_XO4_CLK 99
|
|
#define GCC_QMIP_CAMERA_NRT_AHB_CLK 100
|
|
#define GCC_QMIP_CAMERA_RT_AHB_CLK 101
|
|
#define GCC_QMIP_DISP1_AHB_CLK 102
|
|
#define GCC_QMIP_DISP1_ROT_AHB_CLK 103
|
|
#define GCC_QMIP_DISP_AHB_CLK 104
|
|
#define GCC_QMIP_DISP_ROT_AHB_CLK 105
|
|
#define GCC_QMIP_VIDEO_CVP_AHB_CLK 106
|
|
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 107
|
|
#define GCC_QMIP_VIDEO_VCPU_AHB_CLK 108
|
|
#define GCC_QUPV3_WRAP0_CORE_2X_CLK 109
|
|
#define GCC_QUPV3_WRAP0_CORE_CLK 110
|
|
#define GCC_QUPV3_WRAP0_S0_CLK 111
|
|
#define GCC_QUPV3_WRAP0_S0_CLK_SRC 112
|
|
#define GCC_QUPV3_WRAP0_S1_CLK 113
|
|
#define GCC_QUPV3_WRAP0_S1_CLK_SRC 114
|
|
#define GCC_QUPV3_WRAP0_S2_CLK 115
|
|
#define GCC_QUPV3_WRAP0_S2_CLK_SRC 116
|
|
#define GCC_QUPV3_WRAP0_S3_CLK 117
|
|
#define GCC_QUPV3_WRAP0_S3_CLK_SRC 118
|
|
#define GCC_QUPV3_WRAP0_S4_CLK 119
|
|
#define GCC_QUPV3_WRAP0_S4_CLK_SRC 120
|
|
#define GCC_QUPV3_WRAP0_S5_CLK 121
|
|
#define GCC_QUPV3_WRAP0_S5_CLK_SRC 122
|
|
#define GCC_QUPV3_WRAP0_S6_CLK 123
|
|
#define GCC_QUPV3_WRAP0_S6_CLK_SRC 124
|
|
#define GCC_QUPV3_WRAP1_CORE_2X_CLK 125
|
|
#define GCC_QUPV3_WRAP1_CORE_CLK 126
|
|
#define GCC_QUPV3_WRAP1_S0_CLK 127
|
|
#define GCC_QUPV3_WRAP1_S0_CLK_SRC 128
|
|
#define GCC_QUPV3_WRAP1_S1_CLK 129
|
|
#define GCC_QUPV3_WRAP1_S1_CLK_SRC 130
|
|
#define GCC_QUPV3_WRAP1_S2_CLK 131
|
|
#define GCC_QUPV3_WRAP1_S2_CLK_SRC 132
|
|
#define GCC_QUPV3_WRAP1_S3_CLK 133
|
|
#define GCC_QUPV3_WRAP1_S3_CLK_SRC 134
|
|
#define GCC_QUPV3_WRAP1_S4_CLK 135
|
|
#define GCC_QUPV3_WRAP1_S4_CLK_SRC 136
|
|
#define GCC_QUPV3_WRAP1_S5_CLK 137
|
|
#define GCC_QUPV3_WRAP1_S5_CLK_SRC 138
|
|
#define GCC_QUPV3_WRAP1_S6_CLK 139
|
|
#define GCC_QUPV3_WRAP1_S6_CLK_SRC 140
|
|
#define GCC_QUPV3_WRAP2_CORE_2X_CLK 141
|
|
#define GCC_QUPV3_WRAP2_CORE_CLK 142
|
|
#define GCC_QUPV3_WRAP2_S0_CLK 143
|
|
#define GCC_QUPV3_WRAP2_S0_CLK_SRC 144
|
|
#define GCC_QUPV3_WRAP2_S1_CLK 145
|
|
#define GCC_QUPV3_WRAP2_S1_CLK_SRC 146
|
|
#define GCC_QUPV3_WRAP2_S2_CLK 147
|
|
#define GCC_QUPV3_WRAP2_S2_CLK_SRC 148
|
|
#define GCC_QUPV3_WRAP2_S3_CLK 149
|
|
#define GCC_QUPV3_WRAP2_S3_CLK_SRC 150
|
|
#define GCC_QUPV3_WRAP2_S4_CLK 151
|
|
#define GCC_QUPV3_WRAP2_S4_CLK_SRC 152
|
|
#define GCC_QUPV3_WRAP2_S5_CLK 153
|
|
#define GCC_QUPV3_WRAP2_S5_CLK_SRC 154
|
|
#define GCC_QUPV3_WRAP2_S6_CLK 155
|
|
#define GCC_QUPV3_WRAP2_S6_CLK_SRC 156
|
|
#define GCC_QUPV3_WRAP3_CORE_2X_CLK 157
|
|
#define GCC_QUPV3_WRAP3_CORE_CLK 158
|
|
#define GCC_QUPV3_WRAP3_QSPI_CLK 159
|
|
#define GCC_QUPV3_WRAP3_S0_CLK 160
|
|
#define GCC_QUPV3_WRAP3_S0_CLK_SRC 161
|
|
#define GCC_QUPV3_WRAP3_S0_DIV_CLK_SRC 162
|
|
#define GCC_QUPV3_WRAP_0_M_AHB_CLK 163
|
|
#define GCC_QUPV3_WRAP_0_S_AHB_CLK 164
|
|
#define GCC_QUPV3_WRAP_1_M_AHB_CLK 165
|
|
#define GCC_QUPV3_WRAP_1_S_AHB_CLK 166
|
|
#define GCC_QUPV3_WRAP_2_M_AHB_CLK 167
|
|
#define GCC_QUPV3_WRAP_2_S_AHB_CLK 168
|
|
#define GCC_QUPV3_WRAP_3_M_AHB_CLK 169
|
|
#define GCC_QUPV3_WRAP_3_S_AHB_CLK 170
|
|
#define GCC_SDCC1_AHB_CLK 171
|
|
#define GCC_SDCC1_APPS_CLK 172
|
|
#define GCC_SDCC1_APPS_CLK_SRC 173
|
|
#define GCC_SDCC1_ICE_CORE_CLK 174
|
|
#define GCC_SDCC1_ICE_CORE_CLK_SRC 175
|
|
#define GCC_SGMI_CLKREF_EN 176
|
|
#define GCC_TSCSS_AHB_CLK 177
|
|
#define GCC_TSCSS_CNTR_CLK_SRC 178
|
|
#define GCC_TSCSS_ETU_CLK 179
|
|
#define GCC_TSCSS_GLOBAL_CNTR_CLK 180
|
|
#define GCC_UFS_CARD_AHB_CLK 181
|
|
#define GCC_UFS_CARD_AXI_CLK 182
|
|
#define GCC_UFS_CARD_AXI_CLK_SRC 183
|
|
#define GCC_UFS_CARD_ICE_CORE_CLK 184
|
|
#define GCC_UFS_CARD_ICE_CORE_CLK_SRC 185
|
|
#define GCC_UFS_CARD_PHY_AUX_CLK 186
|
|
#define GCC_UFS_CARD_PHY_AUX_CLK_SRC 187
|
|
#define GCC_UFS_CARD_RX_SYMBOL_0_CLK 188
|
|
#define GCC_UFS_CARD_RX_SYMBOL_0_CLK_SRC 189
|
|
#define GCC_UFS_CARD_RX_SYMBOL_1_CLK 190
|
|
#define GCC_UFS_CARD_RX_SYMBOL_1_CLK_SRC 191
|
|
#define GCC_UFS_CARD_TX_SYMBOL_0_CLK 192
|
|
#define GCC_UFS_CARD_TX_SYMBOL_0_CLK_SRC 193
|
|
#define GCC_UFS_CARD_UNIPRO_CORE_CLK 194
|
|
#define GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC 195
|
|
#define GCC_UFS_PHY_AHB_CLK 196
|
|
#define GCC_UFS_PHY_AXI_CLK 197
|
|
#define GCC_UFS_PHY_AXI_CLK_SRC 198
|
|
#define GCC_UFS_PHY_ICE_CORE_CLK 199
|
|
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 200
|
|
#define GCC_UFS_PHY_PHY_AUX_CLK 201
|
|
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 202
|
|
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 203
|
|
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC 204
|
|
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK 205
|
|
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC 206
|
|
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 207
|
|
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC 208
|
|
#define GCC_UFS_PHY_UNIPRO_CORE_CLK 209
|
|
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 210
|
|
#define GCC_USB20_MASTER_CLK 211
|
|
#define GCC_USB20_MASTER_CLK_SRC 212
|
|
#define GCC_USB20_MOCK_UTMI_CLK 213
|
|
#define GCC_USB20_MOCK_UTMI_CLK_SRC 214
|
|
#define GCC_USB20_MOCK_UTMI_POSTDIV_CLK_SRC 215
|
|
#define GCC_USB20_SLEEP_CLK 216
|
|
#define GCC_USB30_PRIM_MASTER_CLK 217
|
|
#define GCC_USB30_PRIM_MASTER_CLK_SRC 218
|
|
#define GCC_USB30_PRIM_MOCK_UTMI_CLK 219
|
|
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 220
|
|
#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC 221
|
|
#define GCC_USB30_PRIM_SLEEP_CLK 222
|
|
#define GCC_USB30_SEC_MASTER_CLK 223
|
|
#define GCC_USB30_SEC_MASTER_CLK_SRC 224
|
|
#define GCC_USB30_SEC_MOCK_UTMI_CLK 225
|
|
#define GCC_USB30_SEC_MOCK_UTMI_CLK_SRC 226
|
|
#define GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CLK_SRC 227
|
|
#define GCC_USB30_SEC_SLEEP_CLK 228
|
|
#define GCC_USB3_PRIM_PHY_AUX_CLK 229
|
|
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 230
|
|
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 231
|
|
#define GCC_USB3_PRIM_PHY_PIPE_CLK 232
|
|
#define GCC_USB3_PRIM_PHY_PIPE_CLK_SRC 233
|
|
#define GCC_USB3_SEC_PHY_AUX_CLK 234
|
|
#define GCC_USB3_SEC_PHY_AUX_CLK_SRC 235
|
|
#define GCC_USB3_SEC_PHY_COM_AUX_CLK 236
|
|
#define GCC_USB3_SEC_PHY_PIPE_CLK 237
|
|
#define GCC_USB3_SEC_PHY_PIPE_CLK_SRC 238
|
|
#define GCC_USB_CLKREF_EN 239
|
|
#define GCC_VIDEO_AHB_CLK 240
|
|
#define GCC_VIDEO_AXI0_CLK 241
|
|
#define GCC_VIDEO_AXI1_CLK 242
|
|
#define GCC_VIDEO_XO_CLK 243
|
|
#define GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK 244
|
|
#define GCC_UFS_PHY_AXI_HW_CTL_CLK 245
|
|
#define GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK 246
|
|
#define GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK 247
|
|
#define GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK 248
|
|
|
|
/* GCC resets */
|
|
#define GCC_CAMERA_BCR 0
|
|
#define GCC_DISPLAY1_BCR 1
|
|
#define GCC_DISPLAY_BCR 2
|
|
#define GCC_EMAC0_BCR 3
|
|
#define GCC_EMAC1_BCR 4
|
|
#define GCC_GPU_BCR 5
|
|
#define GCC_MMSS_BCR 6
|
|
#define GCC_PCIE_0_BCR 7
|
|
#define GCC_PCIE_0_LINK_DOWN_BCR 8
|
|
#define GCC_PCIE_0_NOCSR_COM_PHY_BCR 9
|
|
#define GCC_PCIE_0_PHY_BCR 10
|
|
#define GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR 11
|
|
#define GCC_PCIE_1_BCR 12
|
|
#define GCC_PCIE_1_LINK_DOWN_BCR 13
|
|
#define GCC_PCIE_1_NOCSR_COM_PHY_BCR 14
|
|
#define GCC_PCIE_1_PHY_BCR 15
|
|
#define GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR 16
|
|
#define GCC_PDM_BCR 17
|
|
#define GCC_QUPV3_WRAPPER_0_BCR 18
|
|
#define GCC_QUPV3_WRAPPER_1_BCR 19
|
|
#define GCC_QUPV3_WRAPPER_2_BCR 20
|
|
#define GCC_QUPV3_WRAPPER_3_BCR 21
|
|
#define GCC_SDCC1_BCR 22
|
|
#define GCC_TSCSS_BCR 23
|
|
#define GCC_UFS_CARD_BCR 24
|
|
#define GCC_UFS_PHY_BCR 25
|
|
#define GCC_USB20_PRIM_BCR 26
|
|
#define GCC_USB2_PHY_PRIM_BCR 27
|
|
#define GCC_USB2_PHY_SEC_BCR 28
|
|
#define GCC_USB30_PRIM_BCR 29
|
|
#define GCC_USB30_SEC_BCR 30
|
|
#define GCC_USB3_DP_PHY_PRIM_BCR 31
|
|
#define GCC_USB3_DP_PHY_SEC_BCR 32
|
|
#define GCC_USB3_PHY_PRIM_BCR 33
|
|
#define GCC_USB3_PHY_SEC_BCR 34
|
|
#define GCC_USB3_PHY_TERT_BCR 35
|
|
#define GCC_USB3_UNIPHY_MP0_BCR 36
|
|
#define GCC_USB3_UNIPHY_MP1_BCR 37
|
|
#define GCC_USB3PHY_PHY_PRIM_BCR 38
|
|
#define GCC_USB3PHY_PHY_SEC_BCR 39
|
|
#define GCC_USB3UNIPHY_PHY_MP0_BCR 40
|
|
#define GCC_USB3UNIPHY_PHY_MP1_BCR 41
|
|
#define GCC_USB_PHY_CFG_AHB2PHY_BCR 42
|
|
#define GCC_VIDEO_BCR 43
|
|
#define GCC_VIDEO_AXI0_CLK_ARES 44
|
|
#define GCC_VIDEO_AXI1_CLK_ARES 45
|
|
|
|
/* GCC GDSCs */
|
|
#define PCIE_0_GDSC 0
|
|
#define PCIE_1_GDSC 1
|
|
#define UFS_CARD_GDSC 2
|
|
#define UFS_PHY_GDSC 3
|
|
#define USB20_PRIM_GDSC 4
|
|
#define USB30_PRIM_GDSC 5
|
|
#define USB30_SEC_GDSC 6
|
|
#define EMAC0_GDSC 7
|
|
#define EMAC1_GDSC 8
|
|
|
|
#endif /* _DT_BINDINGS_CLK_QCOM_GCC_SA8775P_H */
|